

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 588 371 B1**

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention
of the grant of the patent:
12.01.2000 Bulletin 2000/02

(51) Int Cl.7: **H01L 21/306, G01P 15/09**

(21) Application number: **93115120.3**

(22) Date of filing: **20.09.1993**

(54) **Production method of a semiconductor dynamic sensor having a thin thickness structure**

Verfahren zur Herstellung eines dynamischen Halbleitersensors mit einer Struktur mit dünner Stärke

Procédé pour la fabrication d'un capteur dynamique à semiconducteur ayant une structure à épaisseur mince

(84) Designated Contracting States:
DE FR GB

(30) Priority: **18.09.1992 JP 24935292**
21.09.1992 JP 25145592
10.03.1993 JP 4885393

(43) Date of publication of application:
23.03.1994 Bulletin 1994/12

(73) Proprietor: **DENSO CORPORATION**
Kariya-City, Aichi-Pref. (JP)

(72) Inventors:
• **Fukada, Tsuyoshi**
Aichi-gun, Aichi-pref. (JP)
• **Yoshino, Yoshimi**
Inuyama-city, Aichi-pref. (JP)
• **Sugito, Hiroshige**
Nagoya-city, Aichi-pref. (JP)
• **Sakai, Minekazu**
Nukata-gun, Aichi-pref. (JP)

(74) Representative:
Winter, Brandl, Fürniss, Hübner, Röss, Kaiser,
Polte, Kindermann Partnerschaft
Patent- und Rechtsanwaltskanzlei
Patentanwälte, Rechtsanwalt
Alois-Steinecker-Strasse 22
85354 Freising (DE)

(56) References cited:
US-A- 4 995 953 **US-A- 5 167 778**

- **IEEE TRANSACTIONS ON ELECTRON DEVICES,**
vol.36, no.4, April 1989, NEW YORK US pages
663 - 669 B. KLOECK ET AL
- **JOURNAL OF THE ELECTROCHEMICAL**
SOCIETY, vol.133, no.8, August 1986,
MANCHESTER, NEW HAMPSHIRE US pages
1724 - 1729 P. M. SARRO ET AL
- **IEEE TRANSACTIONS ON ELECTRON DEVICES,**
vol.ED-30, no.7, July 1983, NEW YORK US pages
802 - 810 S.-C. KIM ET AL
- **PATENT ABSTRACTS OF JAPAN vol. 011, no.**
249 (E-532) 13 August 1987 & JP-A-62 061 374
(NEC CORP.) 18 March 1987

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

EP 0 588 371 B1

Description

[0001] The present invention relates to a production method of a semiconductor dynamic sensor having a thin thickness structure such as a semiconductor acceleration sensor, a semiconductor pressure sensor or the like.

[0002] The conventional semiconductor dynamic sensor has a thin thickness structure in its interior, wherein distortion is generated by allowing a dynamic quantity such as acceleration, pressure or the like to act on this thin thickness structure, and the distortion is electrically detected according to a piezoresistance change, a capacity change or the like.

[0003] As an effective production method for the thin thickness structure which serves as a distortion-causing portion, for example, an electrochemical etching method proposed by an official gazette of Japanese Patent Laid-open No. 62-61374 and the like is known.

[0004] Namely, the official gazette of Japanese Patent Laid-open No. 62-61374 discloses an electrochemical etching method for silicon substrates in which a P-type substrate having an N-type layer is immersed in an etching solution to oppose an electrode plate, a voltage is applied between the N-type layer and the electrode plate to perform anisotropic etching of the P-type substrate, and a distortion-causing portion and a separation groove of a semiconductor dynamic sensor are formed.

[0005] In addition, the above-mentioned official gazette discloses the fact that the etching automatically stops when it arrives at the N-type layer.

[0006] From document IEEE Transactions on Electron Device, vol. 36, no. 4, April 1989, New York, U.S., pages 663 to 669, a method to control the thickness of silicon membranes is known. A technique of an electrochemical etch-stop on an epitaxial layer is described to yield thickness control over the membranes.

[0007] It is an object of the present invention to develop a method for producing a semiconductor dynamic sensor to the effect that a high signal noise ratio of the sensor is achieved.

[0008] The object is solved by a method in accordance with claim 1.

[0009] According to experiments and consideration by the present inventors, it has been revealed that the etching stop position in the above-mentioned electrochemical etching terminates at the P-type substrate side as the material subjected to the etching rather than at the PN junction plane at which the etching has been considered to stop. Moreover, it has been found that the distance from the PN junction plane to the etching termination position disperses depending on each impurity concentration of the N-type layer and the P-type substrate and the change in the application voltage.

[0010] Therefore, for example, the thickness of the distortion-causing portion (for example, a diaphragm portion) of the semiconductor dynamic sensor has been hitherto set in accordance with the thickness of the N-

type layer, however, an actual thickness of the distortion-causing portion becomes not less than the above, and consequently an actually obtained distortion amount of the distortion-causing portion is smaller than a theoretically calculated value, which results in decrease in the designed accuracy of the sensor.

[0011] This fact may cause further problems when the distortion-causing portion is made to have a marked thin thickness as compared with those in the prior art in accordance with the demand for increasing the sensitivity of the sensor. Namely, in the prior art, the thickness of the distortion-causing portion to be made to have the thin thickness by the above-mentioned etching is, for example, several 10 μm which is relatively thick, so that even when the thickness of the distortion-causing portion disperses due to the dispersion in the etching termination position, the influence on the sensor sensitivity thereby has been small. However, when it is intended to obtain high sensitivity by allowing the distortion-causing portion to have a thin thickness such as for example several μm , the above-mentioned dispersion causes large dispersion in the sensitivity.

[0012] In the invention of the present application, the cause of the dispersion has been discovered for the first time, and on the basis of the knowledge obtained therefrom, the etching stop position in the electrochemical etching is precisely predicted, so as to minutely control the thickness of the distortion-causing portion.

[0013] Concretely, there are provided following steps:

a step of preparing a wafer in which a monocrystal semiconductor layer of the first conductive type of a predetermined thickness is formed on a monocrystal semiconductor substrate of the second conductive type;

a step of forming a semiconductor distortion detecting means in the monocrystal semiconductor layer; a step of forming a thin thickness portion having a thickness T by immersing the wafer in an etching solution to oppose said monocrystal semiconductor substrate of the second conductive type to an electrode, and applying a voltage between said monocrystal semiconductor layer of the first conductive type and said electrode to perform electrochemical etching of said monocrystal semiconductor substrate of the second conductive type; and a step of setting said predetermined thickness W of said monocrystal semiconductor layer of the first conductive type using

$$W = T - (2K\varepsilon Vt / (qNb(1 + Nb/Ne)))^{1/2}$$

provided that the dielectric constant of the monocrystal semiconductor is K, the vacuum dielectric constant is ε , the sum of said application voltage during the electrochemical etching and the barrier voltage at 0 bias is Vt , the electric charge amount

of electron is q , the impurity concentration of said semiconductor substrate is N_b , and the impurity concentration in said semiconductor layer is N_e .

[0014] According to experiment results by the present inventors, it has been found that the distance from the PN junction plane to the etching stop position is approximately equal to the depletion layer width of the second conductive type semiconductor portion (semiconductor portion at the side subjected to etching) of the PN junction portion. Namely, the etching terminates at the forward end of the depletion layer.

[0015] Therefore, in the present invention, with respect to the thickness of the distortion-causing portion, the setting is made such that in addition to the thickness of the above-mentioned first conductive type semiconductor portion, the depletion layer width, which extends from the above-mentioned PN junction to the side of the second conductive type semiconductor portion during the electrochemical etching, is estimated, so that it is possible to precisely control the thickness of the thin thickness shaped distortion-causing portion.

Fig. 1 is a perspective view of a semiconductor acceleration sensor chip,

Fig. 2 is a plan view of the sensor chip in Fig. 1,

Fig. 3 is a cross-sectional view taken along A-A in Fig. 2,

Fig. 4 is a figure of a bridge circuit of this sensor,

Fig. 5 to Fig. 9 are cross-sectional views showing production steps of the sensor chip in Fig. 1,

Fig. 10 and Fig. 11 are figures showing an electrochemical etching method,

Fig. 12 is an illustrative cross-sectional view of the sensor element,

Fig. 13 is a figure of characteristics showing a relation between the bridge sensitivity of the sensor shown in Fig. 1 and the thickness of the thin thickness distortion-causing portion (beam),

Fig. 14 is a figure of characteristics showing a relation between the application voltage in the electrochemical etching and the thickness of the thin thickness distortion-causing portion,

Fig. 15 is a figure of characteristics showing a relation between the impurity concentration in the substrate in the electrochemical etching and the thickness of the thin thickness distortion-causing portion,

Fig. 16 is a figure of characteristics showing a relation between the application voltage and the leak current,

Fig. 17 is a figure of characteristics showing a relation between the leak current and the bridge output voltage,

Fig. 18 is an illustrative cross-sectional view showing the passage for the leak current,

Fig. 19 is a cross-sectional view showing a modified embodiment of the first example,

Fig. 20 is a cross-sectional view of an integrated semiconductor pressure sensor in which the second example is applied,

Fig. 21 is a cross-sectional view of the sensor chip in Fig. 20, and

Fig. 22 is a cross-sectional view of the sensor chip in Fig. 20.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0016] The present invention will be explained hereinafter on the basis of examples shown in the drawings.

First example

[0017] One example of the semiconductor acceleration sensor in which this invention is applied will be explained hereinafter in accordance with the drawings.

[0018] Fig. 1 shows a perspective view of this semiconductor acceleration sensor, Fig. 2 shows a plan view of the semiconductor acceleration sensor, and Fig. 3 shows a cross-section taken along A-A in Fig. 2. The present sensor is used for the ABS system of automobiles.

[0019] A silicon chip 2 having a rectangular plate shape is joined on a pedestal 1 having a rectangular plate shape composed of Pyrex glass. The silicon chip 2 has a first support portion 3 of a rectangular frame shape with its back main face which joins to the pedestal 1, and the first support portion 3 is formed with four sides of the silicon chip 2. At the inside of the first support portion 3 of the silicon chip 2 are provided upper separation grooves 4a, 4b, 4c, 4d and a lower separation grooves 10 in concave shapes, and the upper separation grooves 4a, 4b, 4c, 4d and the lower separation grooves 10 are communicated to form a penetrating groove which penetrates through the chip 2. The C-shaped upper separation grooves 4d formed at the inside of the rectangular frame shaped first support portion 3 and the lower separation grooves 10 under the upper separation groove 4d are used to partition and form a second support portion 11 having a thick thickness J-shape and a thick thickness connecting portion 12, and the second support portion 11 is connected with the first support portion 3 by the connecting portion 12. Further, thin thickness distortion-causing portions 5, 6, 7, 8 having a thin thickness are provided to extend from the inner side face of the second support portion 11, and with the forward ends of the thin thickness distortion-causing portions 5, 6, 7, 8 is connected a weight portion 9 having a thick thickness rectangular shape.

[0020] Namely, the second support portion 11 is connected through the connecting portion 12 with the thick thickness first support portion 3 which joins to the pedestal 1, and the weight portion 9 is supported at both ends through the thin thickness distortion-causing portions 5-8 from the second support portions 11. The lower

separation grooves 10 are formed below the upper separation grooves 4a, 4b, 4c, 4d and the thin thickness distortion-causing portions 5-8, and the upper separation grooves 4a, 4b, 4c, 4d communicate with the lower separation grooves 10 to form the penetrating groove which penetrates through the chip 2.

[0021] Piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b are formed on surface portions of the thin thickness distortion-causing portions 5-8 as two individuals for each. Further, as shown in Fig. 3, a concave portion 17 is formed at the central portion of the upper face of the pedestal 1, so as not to make contact when the weight portion 9 is displaced upon the application of acceleration.

[0022] An aluminum wiring arrangement pattern on the surface of the silicon chip 2 is shown in Fig. 2.

[0023] There are arranged a wiring arrangement 18 for grounding, a wiring arrangement 19 for applying a power source voltage Vcc, and wiring arrangements 20, 21 for output for taking out an electric potential difference corresponding to acceleration. In addition, another set of four types of wiring arrangements are prepared with respect to these wiring arrangements. Namely, there are formed a wiring arrangement 22 for grounding, a wiring arrangement 23 for applying the power source voltage, and wiring arrangements 24, 25 for output for taking out an electric potential difference corresponding to acceleration. At a halfway portion of the wiring arrangement 19 for applying the power source voltage is interposed an impurity diffusion layer 26 of the silicon chip 2, and the wiring arrangement 18 for grounding crosses over the impurity diffusion layer 26 through a silicon oxide film. In the same manner, the wiring arrangement 23 for applying the power source voltage is connected to the wiring arrangement 19 for applying the power source voltage through an impurity diffusion layer 27, the wiring arrangement 22 for grounding is connected to the wiring arrangement 18 for grounding through an impurity diffusion layer 28, and the wiring arrangement 24 for output is connected to the wiring arrangement 20 for output through an impurity diffusion layer 29. In addition, the wiring arrangements 21 and 25 for output are connected through an impurity diffusion layer 30 for resistance adjustment. In addition, in the present example, wiring connection is made using the wiring arrangements 18-21.

[0024] Each of the piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b forms a Wheatstone bridge circuit as shown in Fig. 4, wherein a terminal 31 is a terminal for grounding, a terminal 32 is a terminal for applying the power source voltage, and terminals 33 and 34 are output terminals for taking out the electric potential difference depending on acceleration.

[0025] Next, a production method for this sensor will be explained on the basis of Fig. 5 to Fig. 9. Incidentally, Fig. 5 to Fig. 9 show cross-sections taken along A-A in Fig. 2.

[0026] At first, as shown in Fig. 5, a wafer (the semi-

conductor member as referred to in the present invention) 40, which has an n-type epitaxial layer (the first conductive type semiconductor portion as referred to in the present invention) 42 on a p-type substrate (the second conductive type semiconductor portion as referred to in the present invention) 41 having a plane azimuth of (100), is prepared, P⁺ diffusion layers 43 are formed as the piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b, n⁺ diffusion layers 44 are formed at surface portions of planned regions in which the upper separation grooves 4a, 4b, 4c, 4d are etched as electrode contacts during electrochemical etching, and an n⁺ diffusion layer (not shown) for electric potential fixation for fixing the electric potential of the epitaxial layer 42 is formed at a surface portion of a region not subjected to the above-mentioned etching of the epitaxial layer 42.

[0027] Thereafter a silicon oxide film (not shown) formed on the epitaxial layer 42 is selectively opened, on which the aluminum wiring arrangements 18-25 (see Fig. 2, but illustration is omitted in Fig. 5 to Fig. 8) are formed.

[0028] In addition, the aluminum wiring arrangements 18-25 are contacted at predetermined positions of the p⁺ diffusion layer 43, thereafter a passivation insulation film (not shown) comprising a silicon oxide film or the like is accumulated, the passivation insulation film is selectively opened to form a contact hole for wire bonding, and subsequently the passivation insulation film is opened to provide an aluminum contact portion (not shown) for current application which contacts with the n⁺ diffusion layer 44.

[0029] Next, a plasma nitride film (P-SiN) 45 is formed on the surface (back main face) of the substrate 41 except for the etching planned region for the lower separation grooves 10, and a resist film which is not illustrated (not shown) is used to perform photo-patterning of the plasma nitride film 45.

[0030] Next, a resist film 49 is applied by spinning on the front main face of the wafer 40, that is the surface of the epitaxial layer 42 to serve as the etching planned regions for the upper separation grooves 4a, 4b, 4c, 4d, so as to perform photo-patterning. Incidentally, the above-mentioned silicon oxide film and the passivation insulation film on the etching planned regions for the upper separation grooves 4a, 4b, 4c, 4d are removed beforehand, and the above-mentioned aluminum contact portion is exposed at the surface of the epitaxial layer 42 exposed due to the photo-patterning of the resist film 49. Incidentally, the resist film 49 is a PIQ (polyimide) film.

[0031] Next, as shown in Fig. 6, electrochemical etching of the wafer 40 is performed to form the lower separation grooves 10.

[0032] This electrochemical etching will be explained herein in detail using Fig. 10 and Fig. 11.

[0033] At first, a hot plate (200 °C, not shown) is joined to the back face of a support substrate 46, a resin wax W is placed on the support substrate 46 to soften it, the

front main face of the wafer 40 is placed and adhered thereon with interposing a platinum ribbon 59, and thereafter the support substrate 46 and the wafer 40 are detached from the hot plate so as to cure the resin wax W. The forward end portion of the platinum ribbon 59 is formed to have a wave shape, the forward end portion of the platinum ribbon 59 is pressurized to the above-mentioned aluminum contact portion by its own elasticity in the cured state of the above-mentioned resin wax W, and good electric contact is provided with respect to the above-mentioned aluminum contact portion. Incidentally, the resin wax W coats the side face of the wafer 40.

[0034] In this state, the wafer 40 and the support substrate 46 are perpendicularly hung in an etching tank 61, which are immersed in an etching solution (for example, 33 wt% KOH solution, 82 °C. A platinum electrode plate 62 is perpendicularly hung as opposing the back main face of the wafer 40, a predetermined voltage (at least 0.6 V, but 2 V in this case) is applied between the platinum ribbon 59 and the platinum electrode plate 62 in which the wafer 40 side is positive, and the electrochemical etching is performed. By doing so, an electric field is formed from the platinum ribbon 59 through the aluminum contact portion, the n⁺ diffusion layer 44 and the epitaxial layer 42 to the P-type substrate 41 to make reverse bias of the junction between the both, the electrochemical etching (anisotropic etching) of the substrate 41 is performed, and the lower separation grooves 10 are formed in the substrate 41. When the etching arrives at the vicinity of the junction portion between the substrate 41 and the epitaxial layer 42, an anodic oxidation film (not shown) is formed, and the etching speed is markedly reduced, so that the etching stops at the vicinity of the junction portion.

[0035] Next, as shown in Fig. 7, after the nitride film 45 is removed with hydrofluoric acid, the support substrate 46 is placed on the hot plate to soften the resin wax W, the wafer 40 is separated from the support substrate 46, the separated wafer 40 is immersed in an organic solvent (for example, trichloroethane), the resin wax W is dissolved and washed to take out the wafer 40, and thereafter a resist 50 is applied onto the back main face of the wafer 40 for the entire surface.

[0036] Incidentally, since this resist 50 is not for photopatterning, it is sufficient to only allow a resist solution to flow, and it is unnecessary to perform vacuum chuck of the wafer 40 on a spinning table of a spinning apparatus as in the case of resist application for photopatterning (for example, the resist film 49).

[0037] Next, as shown in Fig. 8, dry etching of the epitaxial layer 42 is performed from the opening of the resist film 49 to form the upper separation grooves 4a, 4b, 4c, 4d.

[0038] Next, as shown in Fig. 9, the resist film 49 is removed by oxygen ashing, the resist 50 is removed to complete the upper separation grooves 4a, 4b, 4c, 4d, and the upper separation grooves 4a, 4b, 4c, 4d are

communicated with the lower separation grooves 10 to form the penetrating groove. Subsequently the wafer 40 is joined onto the pedestal 1, and finally dicing is performed to make a chip, thereby the sensor chip shown in Fig. 1 to Fig. 3 is produced.

[0039] The design of the high sensitivity sensor capable of reducing the leak current including the setting method for the thickness of the thin thickness distortion-causing portions 5-8 as an important part of the present example will be explained hereinafter in turn with reference to Fig. 12.

(Determination of the thickness of the thin thickness distortion-causing portions 5-8)

[0040] In the present example, the bridge sensitivity of the sensor is 0.7 mV/G. According to this target bridge sensitivity, on the basis of a relation between the bridge sensitivity and the thickness of the thin thickness distortion-causing portions 5-8 shown in Fig. 13, the thickness T of the thin thickness distortion-causing portions 5-8 is determined. It is understood that T may be 5.3 μm in this case.

(Determination of the bridge input voltage)

[0041] In this example, the bridge input voltage V_{cc}, which is applied between the high level input terminal and the low level input terminal of the bridge constituted by connecting the piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b as shown in Fig. 4, is 12 V, and the low level input terminal of the bridge is grounded.

[0042] This is due to the fact that the signal processing circuit unit and the power source voltage in the latter stage are made common, in order to realize simplification of the power source unit, simplification of wiring arrangement, and compatibility.

[0043] In this state, the thin thickness distortion-causing portions 5-8 constitute junction diodes with the piezoresistance region, that is the P⁺ region 43, so that the electric potential of the thin thickness distortion-causing portions 5-8 becomes a value (about 0.7 V) which is higher by a barrier electric potential between the both, however, in this specification, the electric potential of the thin thickness distortion-causing portions 5-8 is approximately regarded to be equal to the highest electric potential of the P⁺ region 43.

[0044] Incidentally, the substrate 41 and the thin thickness distortion-causing portions 5-8 are in the resistance connection state at the chip end face, and the substrate 41 can be regarded to have an electric potential equal to that of the epitaxial layer 42 (thin thickness distortion-causing portions 5-8).

[0045] Alternatively, it is also available that the n⁺ region for fixing the electric potential is formed as described above on the surface of the epitaxial layer 42, and this n⁺ region is connected to the aluminum wiring

arrangements 19, 23 (Vcc line). This n⁺ region can be formed by the same process as that for the n⁺ region 44. By doing so, the electric potential change in the epitaxial layer 42 is suppressed, and the change in the output signal voltage due to this electric potential change can be suppressed. It is of course possible to give a direct current electric potential which is different from the power source voltage that is the aluminum wiring arrangements 19, 23 to the above-mentioned n⁺ region, however, in this case, an input terminal for fixing the electric potential of the epitaxial layer 42 and a power source are newly required, which only results in complex device constitution, and is not a wise policy. Namely, it is simplest that the high level input terminal 32 of the bridge and the epitaxial layer 42 are fixed to be the same electric potential (or including the above-mentioned approximately the same electric potential).

(Determination of the impurity concentration in the substrate 41)

[0046] According to the above-mentioned electrochemical etching, as clarified for the first time in this case from experimental characteristic figures of Fig. 14 and Fig. 15 as described hereinafter, it is considered that the etching stops at the forward end at the side of the substrate 41 of the junction depletion layer of the epitaxial layer 42 and the substrate 41. Therefore, in this example, the impurity concentration in the substrate 41 is set to be 3×10^{17} atoms/cm³. Next, the reason thereof will be explained.

[0047] Namely, at the back face of the distortion-causing portion of the sensor, the plane-shaped depletion layer or the second conductive type channel (hereinafter referred to as the back face channel) is formed, and due to contamination, large amounts of recombination centers, levels, traps and the like are formed. Further, on account of the electrochemical etching, the end portion of the semiconductor substrate of the same conductive type as the piezoresistance region is located on the same straight line as the back face of the distortion-causing portion. Therefore, in the case of the use as a sensor, when the junction depletion layer between the P⁺ region 43 and the epitaxial layer 42 (thin thickness distortion-causing portions 5-8) arrives at the back face of the distortion-causing portion, the reverse bias current (hereinafter referred to as the leak current) between the piezoresistance region and the distortion-causing portion increases, the leak current flows between the piezoresistance region and the substrate through the back face channel and the above-mentioned junction depletion layer, and the leak current due to direct punch-through flows between the substrate and the piezoresistance region without passing through the above-mentioned back face channel. As described above, it is considered that the PN junction between the substrate 41 and the epitaxial layer 42 makes a short circuit due to parasitic resistance at the end face portion and the

like, so that the above-mentioned leak current flows from the piezoresistance region through the substrate to the distortion-causing portion. Incidentally, as described above, the distortion-causing portion is usually connected to one end of the piezoresistance region, and the 0 bias barrier electric potential is given with respect to one end of the piezoresistance region even when there is no connection, so that consequently the above-mentioned leak current flows into the distortion-causing portion is added to the signal current flowing in the piezoresistance region and outputted. In addition, this leak current contains large amounts of heat noise (which is proportional to a square root of R), fluctuation noise, 1/f noise and popcorn noise, and its current passage is unstable, so that the change is large, the change ratio due to temperature change is also large, resulting in the level change in the sensor output voltage and the decrease in the S/N ratio. Therefore, in order to suppress the influence by the leak current, on condition that a certain degree of the thickness of the epitaxial layer 42 is ensured, it is necessary to make the thickness of the thin thickness distortion-causing portions 5-8 to be markedly thinner than those in the prior art.

[0048] In this case, according to experiments by the present inventors, it has been clarified that the etching stop position during the electrochemical etching stops at the forward end extending to the side of the substrate 41 of the junction depletion layer between the epitaxial layer 42 and the substrate 41 depending on the voltage applied during the etching.

[0049] In Fig. 14, illustration is made using a plot for the change in the thickness of the thin thickness distortion-causing portions 5-8 when the thickness of the epitaxial layer 42 We is 6 μ m, and the application voltage Vc is changed in the electrochemical etching in Fig. 6. In addition, the sum (calculated value) of the depletion layer width Wb at the side of the substrate 41 and the thickness we of the epitaxial layer 42 is illustrated as a characteristic line.

[0050] According to Fig. 14, it is understood that the thickness of the thin thickness distortion-causing portions 5-8 coincides with Wb+We.

[0051] In addition, in the electrochemical etching in Fig. 6, the change in the thickness of the thin thickness distortion-causing portions 5-8 is shown as a plot in Fig. 15 when the thickness We of the epitaxial layer 42 is 6 μ m, the application voltage Vc is 2 V, the impurity concentration in the epitaxial layer 42 is 7×10^{15} atoms/cm³, and the impurity concentration Nb in the substrate 41 is changed. In addition, the sum (calculated value) of the depletion layer width Wb at the side of the substrate 41 and the thickness We of the epitaxial layer 42 is illustrated as a characteristic line.

[0052] Also from Fig. 15, it is understood that the thickness of the thin thickness distortion-causing portions 5-8 coincides with Wb+We.

[0053] According to the above-mentioned experiment results, it is understood that in order to make the thick-

ness T of the thin thickness distortion-causing portions 5-8 to be the designed thickness, it is preferable to use $T=We+Wb$.

[0054] Therefore, in order to allow the stop position of the electrochemical etching to approach the junction between the epitaxial layer 42 and the substrate 41 as close as possible, the portion extending to the side of the substrate 41 of the junction depletion layer may be narrowed. For this purpose, it is necessary that the impurity concentration in the substrate 41 is made to be a high concentration as far as possible. On the other hand, according to experiments, it has been clarified that when the impurity concentration in the substrate 41 is not less than 2×10^{18} atoms/cm³, the etching speed lowers, and the etching of the substrate 41 becomes difficult. In addition, when the application voltage is not more than 0.6 V, the anodic oxidation film is not formed on the etching surface well, so that the etching speed rises, and the etching stop becomes difficult.

[0055] Therefore, when the impurity concentration in the substrate 41 is not less than 1×10^{16} atoms/cm³ but not more than 2×10^{18} atoms/cm³, more preferably $1-8 \times 10^{17}$ atoms/cm³, then it becomes possible to provide a synergistic effect of the high sensitivity realization and the leak current suppression.

(Determination of the thickness of the epitaxial layer 42)

[0056] The thickness w_e (W in the present application) of the epitaxial layer 42 is designed as $T-w_b$ provided that the thickness of the thin thickness distortion-causing portions 5-8 is $T=5.3 \mu\text{m}$, and the thickness of the etching remaining portion (remaining P-type region) of the substrate 41, that is the depletion layer width at the side of the substrate 41 is w_b .

$$w_e = T - w_b \quad (1)$$

w_b is determined as follows.

[0057] From the impurity concentration N_b (3×10^{17} atoms/cm³) in the substrate 41, and the impurity concentration N_e in the epitaxial layer 42, the width w_b extending to the side of the substrate 41 of the junction depletion layer between the substrate 41 and the epitaxial layer 42 is determined by:

$$w_b^2 = 2K\epsilon(V_c + V_0) / (qN_b(1 + N_b/N_e)) \quad (2)$$

Incidentally, K is the dielectric constant of the silicon, ϵ is the vacuum dielectric constant, V_c is the application voltage in the electrochemical etching, V_0 is the barrier voltage at 0 bias between the epitaxial layer 42 and the substrate 41, q is the electric charge amount of electron, and an assumed value is used for N_e .

(Determination of the impurity concentration and the depth of the P⁺ region 43)

[0058] The depth d of the P⁺ region 43 for constituting the piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b can be determined beforehand, which is $1.0 \mu\text{m}$ in this case. The impurity concentration in the P⁺ region is formed to be a concentration which is higher than that in the n-type epitaxial layer 42 by not less than one digit. The reason thereof is that the junction depletion layer between the P⁺ region 43 and the n-type epitaxial layer 42 is suppressed to extend to the side of the P⁺ region 43, so as to reduce the change in the resistance value of the P⁺ region 43 due to the electric potential change in the epitaxial layer 42 and the like. Incidentally, if the impurity concentration in the P⁺ region 43 is too high, there are such harmful influences that its resistance value becomes small, the electric resistance of the aluminum wiring arrangement and the like cannot be neglected, and the temperature rising due to the increase in current also becomes impossible to neglect, while if the impurity concentration in the P⁺ region 43 is too low, there are generated such harmful influences that the resistance noise of each piezoresistance increases, the ratio of the signal current to the leak current increases, and the S/N ratio increases. Because of these facts, in this case, the impurity concentration in the P⁺ region 43 is 1×10^{20} atoms/cm³.

[0059] Therefore, in this case, it is assumed that all of the junction depletion layer between the P⁺ region 43 and the epitaxial layer 42 extends to the side of the epitaxial layer 42.

(Determination of the impurity concentration in the epitaxial layer 42)

[0060] The effective thickness w of the epitaxial layer 42 just under the P⁺ region 43 is one obtained by subtracting the depth d of the P⁺ region 43 from the thickness w_e of the epitaxial layer 42.

[0061] When the junction depletion layer DL between the P⁺ region 43 and the epitaxial layer 42 arrives at the back face of the thin thickness distortion-causing portions 5-8, the large increase in the leak current and the noise voltage is generated as described above, so that in order to prevent it, it is necessary that the width w_{dl} of the junction depletion layer DL is smaller than $w = w_e - d$.

[0062] The width w_{dl} of the junction depletion layer DL can be calculated by the following equation:

$$\begin{aligned} w_{dl}^2 &= 2K\epsilon(V_{cc} + V_0) / (qN_e(1 + N_e/N_p)) \\ &= 2K\epsilon(V_{cc} + V_0) / (qN_e - (w_e - d)^2) \end{aligned} \quad (3)$$

therefore

$$N_e = 2K\epsilon (V_{cc} + V_0) / (q \times w d l^2) \\ > 2K\epsilon (V_{cc} + V_0) / (q (w e - d)^2) \quad (4)$$

[0063] Incidentally, N_p is the impurity concentration in the P⁺ region 43, and N_e is the impurity concentration in the N-type epitaxial layer 42. It is preferable that $w d l$ has a value which is smaller than the effective thickness w of the beam thickness by 1 μm taking safety into consideration.

[0064] Incidentally, in the above-mentioned calculation, if N_e assumed in the stage of (Determination of the thickness of the epitaxial layer 42) is greatly different from N_e determined herein, it is sufficient to correct the assumed value of N_e again to try the calculation again.

[0065] One example of a set of dimensions calculated in such a manner is described hereinafter.

[0066] The application voltage V_{cc} is 12 V, the impurity concentration in the substrate 41 is about 3×10^{17} atoms/cm³, the impurity concentration in the epitaxial layer 42 is about 7×10^{15} atoms/cm³, the impurity concentration in the P⁺ region 43 is about 1×10^{20} atoms/cm³, the thickness T of the thin thickness distortion-causing portions 5-8 is about 5.3 μm , the depth of the P⁺ region 43 is about 1.0 μm , and the junction depletion layer $W d l$ is about 1.5 μm .

[0067] Next, experiment results for confirming the above-mentioned increase in the leak current are shown in Fig. 16 and Fig. 17, and the reason thereof will be explained on the basis of an illustrative cross-sectional view of Fig. 18 and a figure of a simplified equivalent circuit shown in the same figure together. However, measurement was done using a sample of Fig. 18. In this device, the impurity concentration in the substrate 41 was about 3×10^{17} atoms/cm³, the impurity concentration in the epitaxial layer 42 was about 7×10^{15} atoms/cm³, and the impurity concentration in the P⁺ region 43 was about 1×10^{20} atoms/cm³, wherein the thickness T of the thin thickness distortion-causing portion 5 was about 2.5 μm which was approximately the same as the thickness of the epitaxial layer 42, and the depth of the P⁺ region 43 was about 1.0 μm . In addition, the n⁺ region for fixing the electric potential was provided on the surface of the epitaxial layer 42.

[0068] A variable V_{cc} was applied between it and the P⁺ region 43, and the leak current was investigated. According to Fig. 16 showing the result thereof, when V_{cc} which allows the forward end of the junction depletion layer to approach the back face is applied, namely from the point a at which V_{cc} exceeds 11 V, the leak current begins to conspicuously increase, and breakdown of the PN junction takes place at 30 V. In the meantime, the width (calculated value) at the side of the epitaxial layer 42 of the junction depletion layer between the epitaxial layer 42 and the P⁺ region 43 at $V_{cc}=11$ V in the case of above-mentioned dimensions is about 1.5 μm .

[0069] Next, using three samples A, B and C, the re-

lation between the leak current and the dispersion in the bridge output voltage was investigated. The result thereof is shown in Fig. 17. However, details of the samples A, B and C are as follows. Dimensions are the same as those as described above. However, the thickness of the thin thickness distortion-causing portion was 3.5 μm for A, 3.0 μm for B, and 2.5 μm for C.

[0070] According to Fig. 17, it is understood that when the leak current begins to rapidly increase, the dispersion in the output voltage of the bridge rapidly increases.

[0071] As described above, it has been found that when the junction depletion layer arrives at the back face of the thin thickness distortion-causing portion 5, the current flows in the order of the N⁺ region for fixing the electric potential, the epitaxial layer 42, the substrate 41, the back face channel, the junction depletion layer, the P⁺ region 43 and the like, the leak current increases, and the bridge output voltage disperses. In addition, the noise voltage also of course increases.

[0072] Therefore, as in the present example, the impurity concentration N_e in the thin thickness distortion-causing portion (epitaxial layer 42) is made not less than $2K\epsilon(V_{cc} + V_0)/(q(we-d)^2)$, thereby at the rated voltage V_{cc} of the sensor, the junction depletion layer between the piezoresistance region and the thin thickness distortion-causing portion cannot arrive at the PN junction at the back face side of the thin thickness distortion-causing portion, and consequently the leak current as described above in detail becomes extremely small. Thus, the improvement in the sensor sensitivity by the thin thickness formation in the distortion-causing portion can be realized in a state in which the change in the output voltage depending on the magnitude of the leak current and the decrease in the S/N ratio are suppressed while well maintaining the conformity with peripheral circuits such as for example a power source unit and the like.

[0073] In the above-mentioned example, the impurity concentration in the P-type substrate 41 is made constant, and the thickness of the epitaxial layer 42 is set taking the depletion layer width $w b$ into consideration, however, instead thereof, it is also preferable that a P⁺ layer (for example, not less than 10^{18} atoms/cm³) is provided on the surface of the P-type substrate 41.

[0074] By doing so, the extending amount of the junction depletion layer which extends from the junction plane between the epitaxial layer 42 and this P⁺ layer toward the side of the P⁺ layer becomes extremely small, and consequently the etching can be regarded to stop approximately at the above-mentioned junction plane, therefore the thickness of the substrate 41 can be regarded as a necessary depth for the etching, and the operation becomes easy. Further, it is possible to reduce the width of the junction depletion layer extending to the side of the substrate 41 either by making the application voltage small, or by making the impurity concentration in the P-type substrate 41 thick, and the same effect as the above can be provided.

(Modified embodiment 2)

[0075] In the example of Fig. 19, a thin n⁺ epitaxial layer (depletion layer stopper region) 70 is formed between the n-type epitaxial layer 42 and the p-type substrate 41.

[0076] By doing so, the junction depletion layer between the P⁺ region 43 and the epitaxial layer 42 is cut off by this n⁺ epitaxial layer 70, which cannot arrive at the back face junction portion 72 of the thin thickness distortion-causing portion 5, and consequently it is possible to suppress the increase in the leak current and the increase in the noise voltage.

[0077] This n⁺ epitaxial layer 70 can be formed when the impurity doping amount is increased at the initial stage of the epitaxial layer 42. In addition, it is also preferable that an n-type impurity having a diffusion speed faster than that of the impurity in the P⁺ substrate 41 is doped beforehand on the surface of the P⁺ substrate 41, so as to form by auto-doping in the epitaxial step for the epitaxial layer 42.

[0078] Incidentally, the impurity concentration in the n⁺ epitaxial layer (depletion layer stopper region) 70 is not less than 5×10^{16} atoms/cm³, preferably 1×10^{17} to 1×10^{20} atoms/cm³.

Second example

[0079] Next, an integrated semiconductor pressure sensor, in which the second example is applied, will be explained in accordance with drawings.

[0080] In Fig. 20, a silicon chip 100 is joined onto a pedestal 110 having a hole opened composed of Pyrex glass, and the pedestal 110 is joined onto a stem 120. 130 is a metallic can which is welded to the peripheral portion of the stem 120 so as to make the interior to be an air-tight standard pressure chamber S.

[0081] Inner ends of terminal pins 140 fixed to hole portions of the stem 120 by seal glass are individually connected to each of bonding pads (not shown) on the silicon chip 100 by means of wires 150. A concave groove 100a is dug and provided at the back face of the silicon chip 100, and a pressure subjected to measurement is introduced into the concave groove 100a through holes 110a, 120a for introducing the pressure subjected to measurement which are provided by penetrating through the pedestal 110 and the stem 120, respectively.

[0082] The above-mentioned concave groove 100a is formed by anisotropic etching as described hereinafter, and a thin thickness portion of the silicon chip 100 adjoining the concave groove 100a is referred to as the thin thickness distortion-causing portion A hereinafter.

[0083] On this silicon chip 100 are formed a Wheatstone bridge circuit comprising two pairs of piezoresistance regions (two individuals are shown in Fig. 21) R, and a bipolar integrated circuit for constituting an amplification circuit for amplifying its output signal and a tem-

perature compensation circuit.

[0084] The structure of the semiconductor pressure sensor of the present example will be explained hereinafter with reference to Fig. 21 and Fig. 22 showing cross-sections of the silicon chip 100. However, Fig. 21 is a cross-sectional view at a portion of the piezoresistance regions R, and Fig. 22 is one at a portion in which there is no piezoresistance region R. Incidentally, in Fig. 21, at the surface portion of the thin thickness distortion-causing portion A, actually a pair of the piezoresistance regions R are formed at the peripheral portion of the thin thickness distortion-causing portion A, and a pair of the piezoresistance regions R are formed being located at the central portion, however, in Fig. 21, only the piezoresistance regions R, R at the peripheral portion of the thin thickness distortion-causing portion A are illustrated.

[0085] The silicon chip 100 has a P-type semiconductor substrate 102 in which the crystal axis is inclined by several degrees with respect to the (110) plane or the (100) plane, and at the surface portion of the semiconductor substrate 102 are formed a plurality of N⁺ epitaxial layer regions 131, 132, 133 separated with each other by P⁺ separation regions 103. The epitaxial layer region 131 constitutes the surface layer region as referred to in the present invention, and the epitaxial layer regions 132, 133 constitute the active regions as referred to in the present invention.

[0086] The above-mentioned two pairs of piezoresistance regions R are formed at the surface portion of the epitaxial layer region 131, and bipolar transistors T1, T2 are individually formed at the epitaxial layer regions 132, 133. Each of these bipolar transistors constitutes a first stage transistor of a differential amplifier. Of course, on the surface of the silicon chip 100 are formed other epitaxial layer regions (not shown) isolated and separated with each other by the P⁺ separation regions 103, and resistors and other transistors are formed in these epitaxial layer regions. And the P⁺ separation regions 103 are connected to the P-type semiconductor substrate 102, to provide PN junction separation of each of the epitaxial layer regions 131, 132, 133... with each other.

[0087] Between the bottom face 131a of the epitaxial layer region 131 and the bottom face of the concave groove 100a is formed a coating region 104 having a predetermined thickness composed of the semiconductor substrate 102, and this coating region 104 and the epitaxial layer region 131 coated by this coating region 104 constitute the thin thickness distortion-causing portion A as referred to in the present invention.

[0088] Additionally, 105 is aluminum wires for connecting each one end of the piezoresistance regions R to each one end of the bipolar transistors T1, T2, being formed on a silicon oxide film 106. The aluminum wire 105 is contacted with the piezoresistance region R and each of other contact portions through openings of the silicon oxide film 106. 107 is a passivation film composed of a plasma nitride silicon film, and 107a is an opening for wire bonding.

[0089] As shown in Fig. 22, an N⁺ contact region 181 is formed on the surface of the N⁻ epitaxial layer region 131, and an aluminum wire 182 having one end connected to the N⁺ contact region 181 is provided and extended on the chip peripheral region. In addition, an opening 107b is provided in the passivation film 107 on the chip peripheral region, and the aluminum wire 182 exposed from this opening 107 is used as an electrode during the electrochemical etching. Incidentally, it is preferable that this opening 107b is coated and protected with an insulation film such as polyimide or the like after the electrochemical etching and before the wafer scribing, or it is also preferable that the region is exactly used for an electrode pad for fixing the electric potential which fixes the island electric potential of the epitaxial layer region 131 at the highest electric potential (V_{cc}) of the circuit.

[0090] In addition, the P⁺ separation region 103 is contacted by an aluminum wire 183, thereby the P⁺ separation region and the P-type semiconductor substrate 102 are fixed at the lowest electric potential (grounding) of the circuit.

[0091] The thin thickness distortion-causing portion A is distorted due to a differential pressure applied to the thin thickness distortion-causing portion A, and the piezoresistance region R makes displacement which is detected by the bridge circuit, which is the same as in the prior art.

[0092] Production steps for this sensor will be explained hereinafter with reference to Fig. 21.

[0093] At first, the P substrate 102 is prepared, an N⁺ embedding region 171 is diffused, the N-type epitaxial layer is subjected to epitaxial growth, and each of the piezoresistance regions R, the transistors T1, T2, resistors and the like are formed. Namely, using an ordinary production process for bipolar integrated circuits, the piezoresistance regions R, the P⁺ separation regions 103, the NPN transistors T1, T2, and each of the resistors are formed, and then formation of the silicon oxide film 106, formation of its contact opening, formation of the aluminum wire 105, formation of the P-SiN passivation films 107, 108, and formation of the opening 107a for wire bonding of the sensor chip and the opening 107b for the electrochemical etching are successively performed.

[0094] Next, the plasma nitride film (P-SiN) 108 on the surface of the planned region for the formation of the concave groove 100a is selectively opened.

[0095] And this wafer 40 is electrochemically etched, and the formation of the concave groove 100a is performed. Incidentally, this electrochemical etching is carried out in the same manner as the steps shown in Fig. 10 and Fig. 11 as described above, which is performed, for example, by applying a predetermined voltage V_c (10 V in this case) between a feeder electrode (the above-mentioned aluminum wire 182) which is necessary during the electrochemical etching and a counter platinum electrode in an etching tank. At the final period

in the electrochemical etching, when the etching arrives at the vicinity of the junction portion between the substrate 102 and the epitaxial layer region 131, an anodic oxidation film (not shown) is formed, and the etching speed is markedly reduced, so that the etching stops at the vicinity of the junction portion.

[0096] And the plasma nitride film (P-SiN) 108 is removed by etching, subsequently the wafer 40 is subjected to dicing to make a chip. As shown in Fig. 20, this chip is joined onto the pedestal 110 by means of the electrostatic joining method, and wire bonding 150 is performed.

[0097] As described in detail in the above-mentioned first example, the thickness of the thin thickness distortion-causing portion A after the etching is equal to the sum of the thickness of the epitaxial layer region 131 and the depletion layer width w_b extended to the side of the P substrate 102 depending on the voltage V_c applied during the etching. Therefore, without changing the semiconductor production process, namely without changing the thickness of the epitaxial layer which constitutes each semiconductor device, it is possible to obtain the thin thickness distortion-causing portion A having a precisely desired thickness simply by controlling the application voltage V_c during the electrochemical etching.

[0098] Moreover, it is easy to obtain the coating region 104 having the thickness sufficient to protect the back face 131a of the epitaxial layer region 131 from contamination and minute wounds which may be a factor to decrease the sensor S/N ratio during the use of the sensor.

[0099] Further, in the present example, the impurity concentration in the substrate 102 is 1×10^{15} atoms/cm³, the impurity concentration in the epitaxial layer region 131 is 2×10^{15} atoms/cm³, and the maximum rated voltage (maximum value of the voltage permitted to use) V_{cc} applied between the epitaxial layer region 131 and the substrate 102 is set to be smaller than the etching voltage V_c. Therefore, the PN junction depletion layer width extending to the side of the semiconductor substrate 102 is made by the etching voltage V_c larger than the PN junction depletion layer width extending to the side of the above-mentioned semiconductor substrate 102 during the application of the maximum rated voltage V_{cc} of the semiconductor sensor. By doing so, even in the case of application of the maximum rated voltage V_{cc} of the semiconductor sensor, the forward end of the above-mentioned depletion layer does not arrive at the surface of the contaminated coating region 104. Therefore, there is no case in which the dark current (leak current) of the depletion layer flows into the epitaxial layer region 131 to become the noise current, and it is possible to achieve a high S/N ratio as a sensor.

[0100] In the case of the sensor of the present second example as explained above, the N⁺ contact region 181 is formed on the surface of the epitaxial layer region 131, and this N⁺ contact region 181 is communicated with the aluminum wire 182 to feed the electricity, however, it is

also available that the electricity is fed to the epitaxial layer region 131 through an aluminum wire (or a polysilicon wire) connected to the piezoresistance region R. In addition, an N⁺ embedding region may be formed at the bottom face 131a of the epitaxial layer region 131.

[0101] In addition, when plural types of semiconductor distortion sensors which are different in the thickness of the thin thickness distortion-causing portion A are produced by changing the etching voltage V_c with respect to each of wafers formed in the same semiconductor production steps, the plural types of sensors having different characteristics can be produced only by means of the voltage value control during the electrochemical etching without changing semiconductor production steps one by one, so that there is provided such an excellent effect that the plural types of sensors can be produced by means of simple production steps.

[0102] As described above, the explanation has been made for the monocrystal silicon substrate in the above-mentioned first and second examples, however, it is a matter of course that the application can be made to other semiconductor materials. In addition, it is a matter of course that the application can be made to capacity type acceleration sensors as the semiconductor distortion sensor.

[0103] Further, it is also possible to carry out such that each of the design concepts of the first example and the second example is combined.

Claims

1. Method for producing a semiconductor dynamic sensor, comprising the steps of

[a] preparing a semiconductor member (40) in which a first conductivity type semiconductor region (42) is formed on a second conductivity type semiconductor region (41), said first and second semiconductor regions (41, 42) forming a first PN junction; which step includes a step of forming second conductivity type piezoresistance regions (43; 13-16b) in said first conductivity type semiconductor region (42), and further includes a step of setting said first conductivity type semiconductor region (42) to have an impurity concentration (N_e) which prevents a depletion layer (DL) extending from a second PN junction between said first conductivity type semiconductor region (42) and said second conductivity type piezoresistance region (43; 13 to 16b) from reaching said first PN junction between said first conductivity type semiconductor region (42) and said second conductivity type semiconductor region (41) upon application of a maximum rated voltage (V_{cc}) of the sensor between the piezo-resistance regions,

[b] immersing said semiconductor member (40) in an etching solution while said PN junction is reverse biased by applying a voltage (V_c) for reverse-biasing said PN junction between said first conductivity type semiconductor region (42) and an electrode (62) opposing the second conductivity type semiconductor region (41), whereby a portion of said second conductivity type semiconductor region (41) is electrochemically etched to form a thin thickness shaped distortion-causing portion (5-8) at said portion of said second conductivity type semiconductor region (41);

wherein

[b1] a magnitude of said reverse-biasing voltage (V_c) applied during said electrochemical etching is adjusted such that a depletion layer is formed which extends from said first PN junction to said second conductivity type semiconductor region (41) by a thickness which is thicker than a thickness of a depletion layer extending from said first PN junction to said second conductivity type semiconductor region (41) upon application of said maximum rated voltage (V_{cc}) of said semiconductor dynamic sensor, so that the etching steps at the forward end, extending to the second conductivity type semiconductor region (41), of the depletion layer extending from the first PN junction.

2. Method according to claim 1, characterized in that the magnitude of said reverse-biasing voltage (V_c) is adjusted to a certain value larger than said maximum rated voltage (V_{cc}) which is applied to said first conductivity type semiconductor region (42).
3. Method according to claim 1, characterized in that having a thickness l of said thin thickness portion (5-8) and a thickness w_e of said first conductivity type semiconductor region (42) satisfy the equation:

$$w_e = T - (2K\epsilon (V_c + V_o) / (qN_b(1 + N_b / N_e)))^{1/2}$$

wherein K is a dielectric constant of said semiconductor, ϵ is the vacuum dielectric constant, V_o is a barrier voltage between said first and second conductivity type regions (42, 41) at O bias, q is the electric charge amount of an electron, N_b is an impurity concentration of said second conductivity type semiconductor region (41) and N_e is an impurity concentration of said first conductivity type semiconductor region (42); and said voltage V_c is adjusted to a value larger than a maximum rated voltage V_{cc} applied to said first

conductivity type semiconductor region (42) during an actual use of said semiconductor dynamic sensor.

4. Method according to claim 3, characterized in that said step of preparing said semiconductor member (40) includes a step of adjusting said impurity concentration N_e of said first conductivity type semiconductor region (42) to a value higher than a value expressed as:

$$2 K \epsilon (V_{cc} + V_o) / (q(w_e - d)^2)$$

wherein d is a diffusion depth of said piezoresistance region (43).

5. Method according to claim 3 or 4, characterized in that said impurity concentration N_b said second conductivity type semiconductor region (41) is in a range of $1 \times 10^{16} - 2 \times 10^{18}$ atoms/cm³.
6. Method according to one of claims 1 to 5, characterized in that said first conductivity type is an N-type and said second conductivity type is a P-type.
7. Method according to any preceding claim, characterized in that said voltage (V_c) applied during said electrochemical etching is different for different sensors on said member (40), whereby plural types of semiconductor dynamic sensors which are different in thickness of said distortion-causing portion (5-8) are produced.

Patentansprüche

1. Verfahren zur Herstellung eines dynamischen Halbleitersensors, mit den Schritten:

[a] Bereitstellen eines Halbleiterteils (40), in welchem ein Halbleitergebiet eines ersten Leitfähigkeitstyps (42) auf einem Halbleitergebiet eines zweiten Leitfähigkeitstyps (41) gebildet ist, wobei die ersten und zweiten Halbleitergebiete (41, 42) einen ersten PN-Übergang bilden; wobei der Schritt einen Schritt des Bildens von Piezowiderstandsgebieten des zweiten Leitfähigkeitstyps (43; 13-16b) in dem Halbleitergebiet des ersten Leitfähigkeitstyps (42) enthält und des weiteren einen Schritt des Festlegens des Halbleitergebiets des ersten Leitfähigkeitstyps (42) auf eine Störstellenkonzentration (N_e) enthält, welche verhindert, dass eine Verarmungsschicht (DL), welche sich von einem zweiten PN-Übergang zwischen dem Halbleitergebiet des ersten Leitfähigkeitstyps (42) und dem Piezowiderstandsgebiet des

zweiten Leitfähigkeitstyps (43; 13-16b) erstreckt, den ersten PN-Übergang zwischen dem Halbleitergebiet des ersten Leitfähigkeitstyps (42) und dem Halbleitergebiet des zweiten Leitfähigkeitstyps (41) erreicht, auf das Aufbringen einer maximalen Nennspannung (V_{cc}) des Sensors zwischen den Piezowiderstandsgebieten,

[b] Eintauchen des Halbleiterteils (40) in eine Ätzlösung, während der PN-Übergang in Sperrrichtung betrieben wird durch Aufbringen einer Vorspannung (V_c) zum Betreiben des PN-Übergangs zwischen dem Halbleitergebiet des ersten Leitfähigkeitstyps (42) und einer Elektrode (62), welche dem Halbleitergebiet des zweiten Leitfähigkeitstyps (41) gegenüberliegt, in Sperrrichtung, wodurch ein Teil des Halbleitergebiets des zweiten Leitfähigkeitstyps (41) elektrochemisch geätzt wird, um einen mit einer dünnen Stärke gebildeten, eine Verzerrung hervorruhenden Teil (5-8) an dem Teil des Halbleitergebiets des zweiten Leitfähigkeitstyps (41) zu bilden; wobei

[b1] eine Größe der während des elektrochemischen Ätzens aufgetragenen Vorspannung in Sperrrichtung (V_c) derart eingestellt wird, dass eine Verarmungsschicht gebildet wird, welche sich von dem ersten PN-Übergang zu dem Halbleitergebiet des zweiten Leitfähigkeitstyps (41) um eine Dicke erstreckt, welche größer als die Dicke einer Verarmungsschicht ist, die sich von dem ersten PN-Übergang auf das Halbleitergebiet des zweiten Leitfähigkeitstyps (41) erstreckt, auf das Aufbringen der maximalen Nennspannung (V_{cc}) des dynamischen Halbleitersensors, so dass das Ätzen an dem vorderen Ende, welches sich auf das Halbleitergebiet des zweiten Leitfähigkeitstyps (41) erstreckt, der Verarmungsschicht, welche sich von dem ersten PN-Übergang erstreckt, gestoppt wird.

2. Verfahren nach Anspruch 1, dadurch gekennzeichnet, dass die Größe der Vorspannung in Sperrrichtung (V_c) auf einen bestimmten Wert eingestellt wird, der größer als die maximale Nennspannung (V_{cc}) ist, welche auf das Halbleitergebiet des ersten Leitfähigkeitstyps (42) aufgebracht wird.
3. Verfahren nach Anspruch 1, dadurch gekennzeichnet, dass die Dicke T des Teils mit dünner Stärke (5-8) und die Dicke w_e des Halbleitergebiets des ersten Leitfähigkeitstyps (42) der Gleichung

$$w_e = T - (2K\epsilon(V_c + V_o)/(qN_b(1 + N_b/N_e)))^{1/2}$$

genügen, wobei K eine dielektrische Konstante des

Halbleiters, ϵ die Dielektrizitätskonstante des Vakuums, V_0 eine Sperrschichtspannung zwischen den Gebieten des ersten und zweiten Leitfähigkeitstyps (42, 41) bei einer Vorspannung von 0, q der Betrag der elektrischen Ladung eines Elektrons, N_b die Störstellenkonzentration des Halbleitergebiets des zweiten Leitfähigkeitstyps (41) und N_e die Störstellenkonzentration des Halbleitergebiets des ersten Leitfähigkeitstyps (42) darstellen; und die Spannung V_c auf einen Wert eingestellt wird, welcher größer als eine maximale Nennspannung V_{cc} ist, welche an das Halbleitergebiet des ersten Leitfähigkeitstyps (42) angelegt wird, während der dynamische Halbleitersensor tatsächlich verwendet wird.

4. Verfahren nach Anspruch 3, dadurch gekennzeichnet, dass der Schritt des Bereitstellens des Halbleiterteils (40) einen Schritt des Einstellens der Störstellenkonzentration N_e des Halbleitergebiets des ersten Leitfähigkeitstyps (42) auf einen Wert enthält, der größer als ein Wert ist, welcher ausgedrückt wird durch:

$$2 K \epsilon (V_{cc} + V_0) / (q(w_e - d)^2)$$

wobei d eine Diffusionstiefe des Piezowiderstandsgebiets (43) ist.

5. Verfahren nach Anspruch 3 oder 4, dadurch gekennzeichnet, dass die Störstellenkonzentration N_b des Halbleitergebiets des zweiten Leitfähigkeitstyps (41) in einem Bereich von $1 \times 10^{16} - 2 \times 10^{18}$ Atome/cm³ liegt.
6. Verfahren nach einem der Ansprüche 1 bis 5, dadurch gekennzeichnet, dass der erste Leitfähigkeitstyp ein N-Typ und der zweite Leitfähigkeitstyp ein P-Typ ist.
7. Verfahren nach einem der vorausgehenden Ansprüche, dadurch gekennzeichnet, dass die während des elektrochemischen Ätzens aufgebrachte Spannung (V_c) für unterschiedliche Sensoren auf dem Teil (40) unterschiedlich ist, wodurch eine Mehrzahl von Typen dynamischer Halbleitersensoren hergestellt werden, welche bezüglich der Dicke des eine Verzerrung hervorrufenden Teils (5-8) unterschiedlich sind.

Revendications

1. Procédé de fabrication d'un capteur dynamique à semiconducteur, comprenant les étapes consistant à

[a] préparer un élément de semiconducteur (40) dans lequel une région de semiconducteur d'un premier type de conductivité (42) est formée sur une région de semiconducteur d'un second type de conductivité (41), lesdites première et seconde régions de semiconducteur (41, 42) formant une première jonction PN, laquelle étape comprend une étape consistant à former des régions de piézo-résistance du second type de conductivité (43 ; 13 à 16b) dans ladite région de semiconducteur du premier type de conductivité (42), et comprend en outre une étape consistant à établir ladite région de semiconducteur de premier type de conductivité (42) pour qu'elle présente une concentration en impuretés (N_e) qui empêche une couche d'appauvrissement (DL) s'étendant depuis une seconde jonction PN entre ladite région de semiconducteur de premier type de conductivité (42) et ladite région de piézo-résistance du second type de conductivité (43 ; 13 à 16b), d'atteindre ladite première jonction PN entre ladite région de semiconducteur du premier type de conductivité (42) et ladite région de semiconducteur du second type de conductivité (41), lors de l'application d'une tension nominale maximum (V_{cc}) du capteur entre les régions de piézorésistance

[b] immerger ledit élément de semiconducteur (40) dans une solution de gravure alors que ladite jonction PN est polarisée en inverse par l'application d'une tension (V_c) en vue de polariser en inverse ladite jonction PN entre ladite région de semiconducteur du premier-type de conductivité (42) et une électrode (62) à l'opposé de la région de semiconducteur du second type de conductivité (41), d'où il résulte qu'une partie de ladite région de semiconducteur du second type de conductivité (41) est gravée de façon électrochimique pour former une partie provoquant une déformation (5 à 8) avec une forme présentant une épaisseur mince au niveau de ladite partie de ladite région de semiconducteur du second type de conductivité (41),

dans lequel

(b1) une amplitude de ladite tension de polarisation inverse (V_c) appliquée durant ladite gravure électrochimique est ajustée de manière à ce qu'une couche d'appauvrissement soit formée, laquelle s'étend depuis ladite première jonction PN jusqu'à ladite région de semiconducteur du second type de conductivité (41) sur une épaisseur qui est plus épaisse qu'une épaisseur d'une couche d'appauvrissement s'étendant depuis ladite première jonction PN

vers ladite région de semiconducteur du second type de conductivité (41) lors de l'application de ladite tension nominale maximum (Vcc) dudit capteur dynamique à semiconducteur, de sorte que la gravure s'arrête au niveau de l'extrémité avant, s'étendant vers la région de semiconducteur du second type ce conductivité (41) de la couche d'appauvrissement s'étendant depuis la première jonction PN.

2. Procédé selon la revendication 1, caractérisé en ce que l'amplitude de ladite tension de polarisation inverse (Vc) est ajustée à une certaine valeur plus grande que ladite tension nominale maximum (Vcc) qui est appliquée à ladite région de semiconducteur du premier type de conductivité (42).

3. Procédé selon la revendication 1, caractérisé en ce qu'une épaisseur de la partie à épaisseur mince (5 à 8) présentant une épaisseur T gravée en une épaisseur de ladite région de semiconducteur du premier type de conductivité (42) satisfait l'équation :

$$we = T - (2K\epsilon (Vc + Vo)/(qNb(1-Nb/Ne))^{1/2}$$

dans laquelle K est une constante diélectrique dudit semiconducteur, ϵ est la constante diélectrique dans le vide, Vo est une tension de barrière entre lesdites régions des premier et second types de conductivité (42, 41) pour une polarisation 0, q est la valeur de la charge électrique d'un électron, Nb est une concentration en impuretés de ladite région de semiconducteur du second type de conductivité (41) et Ne est une concentration en impuretés de ladite région de semiconducteur du premier type de conductivité (42), et

ladite tension Vc est ajustée à une valeur plus grande d'une tension nominale maximum Vcc appliquée à ladite région de semiconducteur du premier type de conductivité (42) durant une utilisation réelle dudit capteur dynamique à semiconducteur.

4. Procédé selon la revendication 3, caractérisé en ce que ladite étape de préparation dit élément de semiconducteur (40) comprend une étape consistant à ajuster ladite concentration en impuretés Ne de ladite région de semiconducteur du premier type de conductivité (42) à une valeur supérieure à une valeur exprimée par :

$$2K\epsilon(Vcc + Vo) / (q(we - d)^2)$$

dans lequel d est une profondeur de diffusion de ladite région de piézorésistance (43).

5. Procédé selon la revendication 3 ou 4, caractérisé en ce que ladite concentration en impuretés Nb de ladite région de semiconducteur du second type de conductivité (41) est dans une plage de 1×10^{16} à 2×10^{18} atomes/cm³.

6. Procédé selon l'une des revendications 1 à 5, caractérisé en ce que ledit premier type de conductivité est un type N et ledit second type de conductivité est un type P.

7. Procédé selon l'une quelconque des revendications précédentes, caractérisé en ce que ladite tension (Vc) appliquée durant ladite gravure électrochimique est différente pour des capteurs différents sur ledit élément (40), d'où il résulte que plusieurs types de capteurs dynamiques à semiconducteur qui présentent des épaisseurs différentes de ladite partie provoquant une déformation (5 à 8) sont produits.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21





FIG. 22



(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 588 371 A2

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 93115120.3

(51) Int. Cl.⁵: H01L 21/306, G01P 15/09

(22) Date of filing: 20.09.93

(30) Priority: 18.09.92 JP 249352/92
21.09.92 JP 251455/92
10.03.93 JP 48853/93

(43) Date of publication of application:
23.03.94 Bulletin 94/12

(84) Designated Contracting States:
DE FR GB

(71) Applicant: NIPPONDENSO CO., LTD.
1-1, Showa-cho
Kariya-city Aichi-pref., 448(JP)

(72) Inventor: Fukada, Tsuyoshi
1-1870, Shlratsuchi,
Haruki,
Tougou-cho
Aichi-gun, Aichi-pref.(JP)
Inventor: Yoshino, Yoshimi
62, Kachibemae
Inuyama-city, Aichi-pref.(JP)
Inventor: Sugito, Hiroshige
2-262-602, Namiki,
Nakamura-ku
Nagoya-city, Aichi-pref.(JP)
Inventor: Sakai, Minekazu
104, Arata,
Hishilike,
Kouta-cho
Nukata-gun, Aichi-pref.(JP)


(74) Representative: KUHNEN, WACKER &
PARTNER
Alois-Stelnecker-Strasse 22
D-85354 Freising (DE)

(54) Semiconductor dynamic sensor having a thin thickness structure and its production method.

(57) It is intended to provide an etching method for semiconductor devices in which the etching depth or the thickness of a thin thickness portion can be precisely controlled. According to experiment results, when a P-type substrate in which an N-type epitaxial layer is formed is immersed in an etching solution such as KOH or the like, and a voltage for reverse bias of PN junction is applied between an electrode plate opposing the substrate and the epitaxial layer to perform electrochemical etching, it has been found that the distance from the PN junction plane to the etching stop position is approximately equal to a depletion layer width at the substrate side of the PN junction portion. Namely, the etching stops at the forward end of the depletion layer. Therefore, the junction depletion layer width at the substrate side is controlled to be a size obtained by subtracting a necessary depth for etching from a thickness of the semiconductor substrate except for the semiconductor layer, so that the etching depth or the thickness of the thin thickness portion remaining after etching can be precisely controlled.

EP 0 588 371 A2

FIG. 1



BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to a semiconductor dynamic sensor having a thin thickness structure such as a semiconductor acceleration sensor, a semiconductor pressure sensor or the like. In addition, it relates to a production method thereof.

2. Description of the Related Art

10

The conventional semiconductor dynamic sensor has a thin thickness structure in its interior, wherein distortion is generated by allowing a dynamic quantity such as acceleration, pressure or the like to act on this thin thickness structure, and the distortion is electrically detected according to a piezoresistance change, a capacity change or the like.

15 As an effective production method for the thin thickness structure which serves as a distortion-causing portion, for example, an electrochemical etching method proposed by an official gazette of Japanese Patent Laid-open No. 62-61374 and the like is known.

Namely, the official gazette of Japanese Patent Laid-open No. 62-61374 discloses an electrochemical etching method for silicon substrates in which a P-type substrate having an N-type layer is immersed in an etching solution to oppose an electrode plate, a voltage is applied between the N-type layer and the electrode plate to perform anisotropic etching of the P-type substrate, and a distortion-causing portion and a separation groove of a semiconductor dynamic sensor are formed.

In addition, the above-mentioned official gazette discloses the fact that the etching automatically stops when it arrives at the N-type layer.

25

SUMMARY OF THE INVENTION

The present invention relates to improvement in the formation of the thin thickness portion of the semiconductor dynamic sensor in which the electrochemical etching method is used, an object of which is to provide a production method for semiconductor dynamic sensors in which the thickness of the thin thickness portion can be precisely controlled.

According to experiments and consideration by the present inventors, it has been revealed for the first time that the etching stop position in the above-mentioned electrochemical etching terminates at the P-type substrate side as the material subjected to the etching rather than at the PN junction plane at which the etching has been considered to stop. Moreover, it has been found that the distance from the PN junction plane to the etching termination position disperses depending on each impurity concentration of the N-type layer and the P-type substrate and the change in the application voltage.

Therefore, for example, the thickness of the distortion-causing portion (for example, a diaphragm portion) of the semiconductor dynamic sensor has been hitherto set in accordance with the thickness of the N-type layer, however, an actual thickness of the distortion-causing portion becomes not less than the above, and consequently an actually obtained distortion amount of the distortion-causing portion is smaller than a theoretically calculated value, which results in decrease in the designed accuracy of the sensor.

This fact may cause further problems when the distortion-causing portion is made to have a marked thin thickness as compared with those in the prior art in accordance with the demand for increasing the sensitivity of the sensor. Namely, in the prior art, the thickness of the distortion-causing portion to be made to have the thin thickness by the above-mentioned etching is, for example, several 10 μm which is relatively thick, so that even when the thickness of the distortion-causing portion disperses due to the dispersion in the etching termination position, the influence on the sensor sensitivity thereby has been small. However, when it is intended to obtain high sensitivity by allowing the distortion-causing portion to have a thin thickness such as for example several μm , the above-mentioned dispersion causes large dispersion in the sensitivity.

In the invention of the present application, the cause of the dispersion has been discovered for the first time, and on the basis of the knowledge obtained therefrom, the etching stop position in the electrochemical etching is precisely predicted, so as to minutely control the thickness of the distortion-causing portion.

55 Namely, the present invention lies in a production method for semiconductor dynamic sensors wherein a semiconductor member in which a first conductive type semiconductor portion and a second conductive type semiconductor portion form a PN junction is immersed in an etching solution to allow said second conductive type semiconductor portion to oppose an electrode, a voltage is applied between said

first conductive type semiconductor portion and said electrode, and said second conductive type semiconductor portion is subjected to electrochemical etching so as to form a thin thickness shaped distortion-causing portion, characterized in that

the thickness of said distortion-causing portion is set to be a thickness in which in addition to a thickness of said first conductive type semiconductor portion, a width of a depletion layer, which extends from said PN junction to the side of said second conductive type semiconductor portion during said electrochemical etching, is estimated.

Concretely, there are provided following steps:

a step of preparing a wafer in which a monocrystal semiconductor layer of the first conductive type of a predetermined thickness is formed on a monocrystal semiconductor substrate of the second conductive type;

a step of forming a semiconductor distortion detecting means in the monocrystal semiconductor layer;

a step of forming a thin thickness portion having a thickness T by immersing the wafer in an etching solution to oppose said monocrystal semiconductor substrate of the second conductive type to an electrode, and applying a voltage between said monocrystal semiconductor layer of the first conductive type and said electrode to perform electrochemical etching of said monocrystal semiconductor substrate of the second conductive type; and

a step of setting said predetermined thickness W of said monocrystal semiconductor layer of the first conductive type using

$$W = T - (2K\epsilon V_t / (qN_b(1 + N_b/N_e)))^{1/2}$$

provided that the dielectric constant of the monocrystal semiconductor is K, the vacuum dielectric constant is ϵ , the sum of said application voltage during the electrochemical etching and the barrier voltage at 0 bias is V_t , the electric charge amount of electron is q, the impurity concentration of said semiconductor substrate is N_b , and the impurity concentration in said semiconductor layer is N_e .

According to experiment results by the present inventors, it has been found that the distance from the PN junction plane to the etching stop position is approximately equal to the depletion layer width of the second conductive type semiconductor portion (semiconductor portion at the side subjected to etching) of the PN junction portion. Namely, the etching terminates at the forward end of the depletion layer.

Therefore, in the present invention, with respect to the thickness of the distortion-causing portion, the setting is made such that in addition to the thickness of the above-mentioned first conductive type semiconductor portion, the depletion layer width, which extends from the above-mentioned PN junction to the side of the second conductive type semiconductor portion during the electrochemical etching, is estimated, so that it is possible to precisely control the thickness of the thin thickness shaped distortion-causing portion.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a perspective view of a semiconductor acceleration sensor chip in which the first example of the present invention is applied,

Fig. 2 is a plan view of the sensor chip in Fig. 1,

Fig. 3 is a cross-sectional view taken along A-A in Fig. 2,

Fig. 4 is a figure of a bridge circuit of this sensor,

Fig. 5 to Fig. 9 are cross-sectional views showing production steps of the sensor chip in Fig. 1,

Fig. 10 and Fig. 11 are figures showing an electrochemical etching method,

Fig. 12 is an illustrative cross-sectional view of the sensor element,

Fig. 13 is a figure of characteristics showing a relation between the bridge sensitivity of the sensor shown in Fig. 1 and the thickness of the thin thickness distortion-causing portion (beam),

Fig. 14 is a figure of characteristics showing a relation between the application voltage in the electrochemical etching and the thickness of the thin thickness distortion-causing portion,

Fig. 15 is a figure of characteristics showing a relation between the impurity concentration in the substrate in the electrochemical etching and the thickness of the thin thickness distortion-causing portion,

Fig. 16 is a figure of characteristics showing a relation between the application voltage and the leak current,

Fig. 17 is a figure of characteristics showing a relation between the leak current and the bridge output voltage,

Fig. 18 is an illustrative cross-sectional view showing the passage for the leak current,

Fig. 19 is a cross-sectional view showing a modified embodiment of the first example,

Fig. 20 is a cross-sectional view of an integrated semiconductor pressure sensor in which the second example is applied,

Fig. 21 is a cross-sectional view of the sensor chip in Fig. 20, and

5 Fig. 22 is a cross-sectional view of the sensor chip in Fig. 20.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention will be explained hereinafter on the basis of examples shown in the drawings.

10

First example

One example of the semiconductor acceleration sensor in which this invention is applied will be explained hereinafter in accordance with the drawings.

15 Fig. 1 shows a perspective view of this semiconductor acceleration sensor, Fig. 2 shows a plan view of the semiconductor acceleration sensor, and Fig. 3 shows a cross-section taken along A-A in Fig. 2. The present sensor is used for the ABS system of automobiles.

A silicon chip 2 having a rectangular plate shape is joined on a pedestal 1 having a rectangular plate shape composed of Pyrex glass. The silicon chip 2 has a first support portion 3 of a rectangular frame shape with its back main face which joins to the pedestal 1, and the first support portion 3 is formed with four sides of the silicon chip 2. At the inside of the first support portion 3 of the silicon chip 2 are provided upper separation grooves 4a, 4b, 4c, 4d and a lower separation grooves 10 in concave shapes, and the upper separation grooves 4a, 4b, 4c, 4d and the lower separation grooves 10 are communicated to form a penetrating groove which penetrates through the chip 2. The C-shaped upper separation grooves 4d formed at the inside of the rectangular frame shaped first support portion 3 and the lower separation grooves 10 under the upper separation groove 4d are used to partition and form a second support portion 11 having a thick thickness J-shape and a thick thickness connecting portion 12, and the second support portion 11 is connected with the first support portion 3 by the connecting portion 12. Further, thin thickness distortion-causing portions 5, 6, 7, 8 having a thin thickness are provided to extend from the inner side face of the second support portion 11, and with the forward ends of the thin thickness distortion-causing portions 5, 6, 7, 8 is connected a weight portion 9 having a thick thickness rectangular shape.

Namely, the second support portion 11 is connected through the connecting portion 12 with the thick thickness first support portion 3 which joins to the pedestal 1, and the weight portion 9 is supported at both ends through the thin thickness distortion-causing portions 5-8 from the second support portions 11. The lower separation grooves 10 are formed below the upper separation grooves 4a, 4b, 4c, 4d and the thin thickness distortion-causing portions 5-8, and the upper separation grooves 4a, 4b, 4c, 4d communicate with the lower separation grooves 10 to form the penetrating groove which penetrates through the chip 2.

Piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b are formed on surface portions of the thin thickness distortion-causing portions 5-8 as two individuals for each. Further, as shown in Fig. 3, a concave portion 17 is formed at the central portion of the upper face of the pedestal 1, so as not to make contact when the weight portion 9 is displaced upon the application of acceleration.

An aluminum wiring arrangement pattern on the surface of the silicon chip 2 is shown in Fig. 2.

There are arranged a wiring arrangement 18 for grounding, a wiring arrangement 19 for applying a power source voltage Vcc, and wiring arrangements 20, 21 for output for taking out an electric potential difference corresponding to acceleration. In addition, another set of four types of wiring arrangements are prepared with respect to these wiring arrangements. Namely, there are formed a wiring arrangement 22 for grounding, a wiring arrangement 23 for applying the power source voltage, and wiring arrangements 24, 25 for output for taking out an electric potential difference corresponding to acceleration. At a halfway portion of the wiring arrangement 19 for applying the power source voltage is interposed an impurity diffusion layer 26 of the silicon chip 2, and the wiring arrangement 18 for grounding crosses over the impurity diffusion layer 26 through a silicon oxide film. In the same manner, the wiring arrangement 23 for applying the power source voltage is connected to the wiring arrangement 19 for applying the power source voltage through an impurity diffusion layer 27, the wiring arrangement 22 for grounding is connected to the wiring arrangement 18 for grounding through an impurity diffusion layer 28, and the wiring arrangement 24 for output is connected to the wiring arrangement 20 for output through an impurity diffusion layer 29. In addition, the wiring arrangements 21 and 25 for output are connected through an impurity diffusion layer 30 for resistance adjustment. In addition, in the present example, wiring connection is made using the wiring arrangements 18-21.

Each of the piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b forms a Wheatstone bridge circuit as shown in Fig. 4, wherein a terminal 31 is a terminal for grounding, a terminal 32 is a terminal for applying the power source voltage, and terminals 33 and 34 are output terminals for taking out the electric potential difference depending on acceleration.

Next, a production method for this sensor will be explained on the basis of Fig. 5 to Fig. 9. Incidentally, Fig. 5 to Fig. 9 show cross-sections taken along A-A in Fig. 2.

At first, as shown in Fig. 5, a wafer (the semiconductor member as referred to in the present invention) 40, which has an n-type epitaxial layer (the first conductive type semiconductor portion as referred to in the present invention) 42 on a p-type substrate (the second conductive type semiconductor portion as referred to in the present invention) 41 having a plane azimuth of (100), is prepared, P⁺ diffusion layers 43 are formed as the piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b, n⁺ diffusion layers 44 are formed at surface portions of planned regions in which the upper separation grooves 4a, 4b, 4c, 4d are etched as electrode contacts during electrochemical etching, and an n⁺ diffusion layer (not shown) for electric potential fixation for fixing the electric potential of the epitaxial layer 42 is formed at a surface portion of a region not subjected to the above-mentioned etching of the epitaxial layer 42.

Thereafter a silicon oxide film (not shown) formed on the epitaxial layer 42 is selectively opened, on which the aluminum wiring arrangements 18-25 (see Fig. 2, but illustration is omitted in Fig. 5 to Fig. 8) are formed.

In addition, the aluminum wiring arrangements 18-25 are contacted at predetermined positions of the p⁺ diffusion layer 43, thereafter a passivation insulation film (not shown) comprising a silicon oxide film or the like is accumulated, the passivation insulation film is selectively opened to form a contact hole for wire bonding, and subsequently the passivation insulation film is opened to provide an aluminum contact portion (not shown) for current application which contacts with the n⁺ diffusion layer 44.

Next, a plasma nitride film (P-SiN) 45 is formed on the surface (back main face) of the substrate 41 except for the etching planned region for the lower separation grooves 10, and a resist film which is not illustrated (not shown) is used to perform photo-patterning of the plasma nitride film 45.

Next, a resist film 49 is applied by spinning on the front main face of the wafer 40, that is the surface of the epitaxial layer 42 to serve as the etching planned regions for the upper separation grooves 4a, 4b, 4c, 4d, so as to perform photo-patterning. Incidentally, the above-mentioned silicon oxide film and the passivation insulation film on the etching planned regions for the upper separation grooves 4a, 4b, 4c, 4d are removed beforehand, and the above-mentioned aluminum contact portion is exposed at the surface of the epitaxial layer 42 exposed due to the photo-patterning of the resist film 49. Incidentally, the resist film 49 is a PIQ (polyimide) film.

Next, as shown in Fig. 6, electrochemical etching of the wafer 40 is performed to form the lower separation grooves 10.

This electrochemical etching will be explained herein in detail using Fig. 10 and Fig. 11.

At first, a hot plate (200 °C, not shown) is joined to the back face of a support substrate 46, a resin wax W is placed on the support substrate 46 to soften it, the front main face of the wafer 40 is placed and adhered thereon with interposing a platinum ribbon 59, and thereafter the support substrate 46 and the wafer 40 are detached from the hot plate so as to cure the resin wax W. The forward end portion of the platinum ribbon 59 is formed to have a wave shape, the forward end portion of the platinum ribbon 59 is pressurized to the above-mentioned aluminum contact portion by its own elasticity in the cured state of the above-mentioned resin wax W, and good electric contact is provided with respect to the above-mentioned aluminum contact portion. Incidentally, the resin wax W coats the side face of the wafer 40.

In this state, the wafer 40 and the support substrate 46 are perpendicularly hung in an etching tank 61, which are immersed in an etching solution (for example, 33 wt% KOH solution, 82 °C. A platinum electrode plate 62 is perpendicularly hung as opposing the back main face of the wafer 40, a predetermined voltage (at least 0.6 V, but 2 V in this case) is applied between the platinum ribbon 59 and the platinum electrode plate 62 in which the wafer 40 side is positive, and the electrochemical etching is performed. By doing so, an electric field is formed from the platinum ribbon 59 through the aluminum contact portion, the n⁺ diffusion layer 44 and the epitaxial layer 42 to the P-type substrate 41 to make reverse bias of the junction between the both, the electrochemical etching (anisotropic etching) of the substrate 41 is performed, and the lower separation grooves 10 are formed in the substrate 41. When the etching arrives at the vicinity of the junction portion between the substrate 41 and the epitaxial layer 42, an anodic oxidation film (not shown) is formed, and the etching speed is markedly reduced, so that the etching stops at the vicinity of the junction portion.

Next, as shown in Fig. 7, after the nitride film 45 is removed with hydrofluoric acid, the support substrate 46 is placed on the hot plate to soften the resin wax W, the wafer 40 is separated from the

support substrate 46, the separated wafer 40 is immersed in an organic solvent (for example, trichloroethane), the resin wax W is dissolved and washed to take out the wafer 40, and thereafter a resist 50 is applied onto the back main face of the wafer 40 for the entire surface.

Incidentally, since this resist 50 is not for photopatterning, it is sufficient to only allow a resist solution to flow, and it is unnecessary to perform vacuum chuck of the wafer 40 on a spinning table of a spinning apparatus as in the case of resist application for photopatterning (for example, the resist film 49).

Next, as shown in Fig. 8, dry etching of the epitaxial layer 42 is performed from the opening of the resist film 49 to form the upper separation grooves 4a, 4b, 4c, 4d.

Next, as shown in Fig. 9, the resist film 49 is removed by oxygen ashing, the resist 50 is removed to complete the upper separation grooves 4a, 4b, 4c, 4d, and the upper separation grooves 4a, 4b, 4c, 4d are communicated with the lower separation grooves 10 to form the penetrating groove. Subsequently the wafer 40 is joined onto the pedestal 1, and finally dicing is performed to make a chip, thereby the sensor chip shown in Fig. 1 to Fig. 3 is produced.

The design of the high sensitivity sensor capable of reducing the leak current including the setting method for the thickness of the thin thickness distortion-causing portions 5-8 as an important part of the present example will be explained hereinafter in turn with reference to Fig. 12.

(Determination of the thickness of the thin thickness distortion-causing portions 5-8)

In the present example, the bridge sensitivity of the sensor is 0.7 mV/G. According to this target bridge sensitivity, on the basis of a relation between the bridge sensitivity and the thickness of the thin thickness distortion-causing portions 5-8 shown in Fig. 13, the thickness T of the thin thickness distortion-causing portions 5-8 is determined. It is understood that T may be 5.3 μm in this case.

(Determination of the bridge input voltage)

In this example, the bridge input voltage V_{cc} , which is applied between the high level input terminal and the low level input terminal of the bridge constituted by connecting the piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b as shown in Fig. 4, is 12 V, and the low level input terminal of the bridge is grounded.

This is due to the fact that the signal processing circuit unit and the power source voltage in the latter stage are made common, in order to realize simplification of the power source unit, simplification of wiring arrangement, and compatibility.

In this state, the thin thickness distortion-causing portions 5-8 constitute junction diodes with the piezoresistance region, that is the P^+ region 43, so that the electric potential of the thin thickness distortion-causing portions 5-8 becomes a value (about 0.7 V) which is higher by a barrier electric potential between the both, however, in this specification, the electric potential of the thin thickness distortion-causing portions 5-8 is approximately regarded to be equal to the highest electric potential of the P^+ region 43.

Incidentally, the substrate 41 and the thin thickness distortion-causing portions 5-8 are in the resistance connection state at the chip end face, and the substrate 41 can be regarded to have an electric potential equal to that of the epitaxial layer 42 (thin thickness distortion-causing portions 5-8).

Alternatively, it is also available that the n^+ region for fixing the electric potential is formed as described above on the surface of the epitaxial layer 42, and this n^+ region is connected to the aluminum wiring arrangements 19, 23 (V_{cc} line). This n^+ region can be formed by the same process as that for the n^+ region 44. By doing so, the electric potential change in the epitaxial layer 42 is suppressed, and the change in the output signal voltage due to this electric potential change can be suppressed. It is of course possible to give a direct current electric potential which is different from the power source voltage that is the aluminum wiring arrangements 19, 23 to the above-mentioned n^+ region, however, in this case, an input terminal for fixing the electric potential of the epitaxial layer 42 and a power source are newly required, which only results in complex device constitution, and is not a wise policy. Namely, it is simplest that the high level input terminal 32 of the bridge and the epitaxial layer 42 are fixed to be the same electric potential (or including the above-mentioned approximately the same electric potential).

(Determination of the impurity concentration in the substrate 41)

According to the above-mentioned electrochemical etching, as clarified for the first time in this case from experimental characteristic figures of Fig. 14 and Fig. 15 as described hereinafter, it is considered that the etching stops at the forward end at the side of the substrate 41 of the junction depletion layer of the

epitaxial layer 42 and the substrate 41. Therefore, in this example, the impurity concentration in the substrate 41 is set to be 3×10^{17} atoms/cm³. Next, the reason thereof will be explained.

Namely, at the back face of the distortion-causing portion of the sensor, the plane-shaped depletion layer or the second conductive type channel (hereinafter referred to as the back face channel) is formed, and due to contamination, large amounts of recombination centers, levels, traps and the like are formed. Further, on account of the electrochemical etching, the end portion of the semiconductor substrate of the same conductive type as the piezoresistance region is located on the same straight line as the back face of the distortion-causing portion. Therefore, in the case of the use as a sensor, when the junction depletion layer between the P⁺ region 43 and the epitaxial layer 42 (thin thickness distortion-causing portions 5-8) arrives at the back face of the distortion-causing portion, the reverse bias current (hereinafter referred to as the leak current) between the piezoresistance region and the distortion-causing portion increases, the leak current flows between the piezoresistance region and the substrate through the back face channel and the above-mentioned junction depletion layer, and the leak current due to direct punch-through flows between the substrate and the piezoresistance region without passing through the above-mentioned back face channel. As described above, it is considered that the PN junction between the substrate 41 and the epitaxial layer 42 makes a short circuit due to parasitic resistance at the end face portion and the like, so that the above-mentioned leak current flows from the piezoresistance region through the substrate to the distortion-causing portion. Incidentally, as described above, the distortion-causing portion is usually connected to one end of the piezoresistance region, and the 0 bias barrier electric potential is given with respect to one end of the piezoresistance region even when there is no connection, so that consequently the above-mentioned leak current flown into the distortion-causing portion is added to the signal current flowing in the piezoresistance region and outputted. In addition, this leak current contains large amounts of heat noise (which is proportional to a square root of R), fluctuation noise, 1/f noise and popcorn noise, and its current passage is unstable, so that the change is large, the change ratio due to temperature change is also large, resulting in the level change in the sensor output voltage and the decrease in the S/N ratio. Therefore, in order to suppress the influence by the leak current, on condition that a certain degree of the thickness of the epitaxial layer 42 is ensured, it is necessary to make the thickness of the thin thickness distortion-causing portions 5-8 to be markedly thinner than those in the prior art.

In this case, according to experiments by the present inventors, it has been clarified that the etching stop position during the electrochemical etching stops at the forward end extending to the side of the substrate 41 of the junction depletion layer between the epitaxial layer 42 and the substrate 41 depending on the voltage applied during the etching.

In Fig. 14, illustration is made using a plot for the change in the thickness of the thin thickness distortion-causing portions 5-8 when the thickness of the epitaxial layer 42 W_e is 6 μ m, and the application voltage V_c is changed in the electrochemical etching in Fig. 6. In addition, the sum (calculated value) of the depletion layer width W_b at the side of the substrate 41 and the thickness w_e of the epitaxial layer 42 is illustrated as a characteristic line.

According to Fig. 14, it is understood that the thickness of the thin thickness distortion-causing portions 5-8 coincides with $W_b + W_e$.

In addition, in the electrochemical etching in Fig. 6, the change in the thickness of the thin thickness distortion-causing portions 5-8 is shown as a plot in Fig. 15 when the thickness W_e of the epitaxial layer 42 is 6 μ m, the application voltage V_c is 2 V, the impurity concentration in the epitaxial layer 42 is 7×10^{15} atoms/cm³, and the impurity concentration N_b in the substrate 41 is changed. In addition, the sum (calculated value) of the depletion layer width W_b at the side of the substrate 41 and the thickness W_e of the epitaxial layer 42 is illustrated as a characteristic line.

Also from Fig. 15, it is understood that the thickness of the thin thickness distortion-causing portions 5-8 coincides with $W_b + W_e$.

According to the above-mentioned experiment results, it is understood that in order to make the thickness T of the thin thickness distortion-causing portions 5-8 to be the designed thickness, it is preferable to use $T = W_e + W_b$.

Therefore, in order to allow the stop position of the electrochemical etching to approach the junction between the epitaxial layer 42 and the substrate 41 as close as possible, the portion extending to the side of the substrate 41 of the junction depletion layer may be narrowed. For this purpose, it is necessary that the impurity concentration in the substrate 41 is made to be a high concentration as far as possible. On the other hand, according to experiments, it has been clarified that when the impurity concentration in the substrate 41 is not less than 2×10^{18} atoms/cm³, the etching speed lowers, and the etching of the substrate 41 becomes difficult. In addition, when the application voltage is not more than 0.6 V, the anodic oxidation film is not formed on the etching surface well, so that the etching speed rises, and the etching stop

becomes difficult.

Therefore, when the impurity concentration in the substrate 41 is not less than 1×10^{16} atoms/cm³ but not more than 2×10^{18} atoms/cm³, more preferably $1-8 \times 10^{17}$ atoms/cm³, then it becomes possible to provide a synergistic effect of the high sensitivity realization and the leak current suppression.

5

(Determination of the thickness of the epitaxial layer 42)

The thickness w_e (W in the present application) of the epitaxial layer 42 is designed as $T-w_b$ provided that the thickness of the thin thickness distortion-causing portions 5-8 is $T=5.3 \mu\text{m}$, and the thickness of the etching remaining portion (remaining P-type region) of the substrate 41, that is the depletion layer width at the side of the substrate 41 is w_b .

$$w_e = T - w_b \quad (1)$$

15 w_b is determined as follows.

From the impurity concentration N_b (3×10^{17} atoms/cm³) in the substrate 41, and the impurity concentration N_e in the epitaxial layer 42, the width w_b extending to the side of the substrate 41 of the junction depletion layer between the substrate 41 and the epitaxial layer 42 is determined by:

$$20 \quad w_b^2 = 2K\epsilon(V_c + V_0)/(qN_b(1 + N_b/N_e)) \quad (2)$$

Incidentally, K is the dielectric constant of the silicon, ϵ is the vacuum dielectric constant, V_c is the application voltage in the electrochemical etching, V_0 is the barrier voltage at 0 bias between the epitaxial layer 42 and the substrate 41, q is the electric charge amount of electron, and an assumed value is used for N_e . (Determination of the impurity concentration and the depth of the P⁺ region 43)

The depth d of the P⁺ region 43 for constituting the piezoresistance regions 13a, 13b, 14a, 14b, 15a, 15b, 16a, 16b can be determined beforehand, which is $1.0 \mu\text{m}$ in this case. The impurity concentration in the P⁺ region is formed to be a concentration which is higher than that in the n-type epitaxial layer 42 by not less than one digit. The reason thereof is that the junction depletion layer between the P⁺ region 43 and the n-type epitaxial layer 42 is suppressed to extend to the side of the P⁺ region 43, so as to reduce the change in the resistance value of the P⁺ region 43 due to the electric potential change in the epitaxial layer 42 and the like. Incidentally, if the impurity concentration in the P⁺ region 43 is too high, there are such harmful influences that its resistance value becomes small, the electric resistance of the aluminum wiring arrangement and the like cannot be neglected, and the temperature rising due to the increase in current also becomes impossible to neglect, while if the impurity concentration in the P⁺ region 43 is too low, there are generated such harmful influences that the resistance noise of each piezoresistance increases, the ratio of the signal current to the leak current increases, and the S/N ratio increases. Because of these facts, in this case, the impurity concentration in the P⁺ region 43 is 1×10^{20} atoms/cm³.

Therefore, in this case, it is assumed that all of the junction depletion layer between the P⁺ region 43 and the epitaxial layer 42 extends to the side of the epitaxial layer 42.

(Determination of the impurity concentration in the epitaxial layer 42)

The effective thickness w of the epitaxial layer 42 just under the P⁺ region 43 is one obtained by subtracting the depth d of the P⁺ region 43 from the thickness w_e of the epitaxial layer 42.

When the junction depletion layer DL between the P⁺ region 43 and the epitaxial layer 42 arrives at the back face of the thin thickness distortion-causing portions 5-8, the large increase in the leak current and the noise voltage is generated as described above, so that in order to prevent it, it is necessary that the width w_{dl} of the junction depletion layer DL is smaller than $w = w_e - d = T - w_b - d$.

50 The width w_{dl} of the junction depletion layer DL can be calculated by the following equation:

$$\begin{aligned} w_{dl}^2 &= 2K\epsilon(V_{cc} + V_0) / (qN_e(1 + N_e/N_p)) \\ &= 2K\epsilon(V_{cc} + V_0) / (qN_e) < (w_e - d)^2 \quad \dots (3) \end{aligned}$$

55

therefore

$$N_e = 2K\epsilon(V_{cc}+V_0)/(qxwdl^2)$$

$$> 2K\epsilon(V_{cc}+V_0)/(q(we-d)^2) \dots (4)$$

Incidentally, N_p is the impurity concentration in the P^+ region 43, and N_e is the impurity concentration in the N-type epitaxial layer 42. It is preferable that w has a value which is smaller than the effective thickness w of the beam thickness by 1 μm taking safety into consideration.

Incidentally, in the above-mentioned calculation, if N_e assumed in the stage of (Determination of the thickness of the epitaxial layer 42) is greatly different from N_e determined herein, it is sufficient to correct the assumed value of N_e again to try the calculation again.

One example of a set of dimensions calculated in such a manner is described hereinafter.

The application voltage V_{cc} is 12 V, the impurity concentration in the substrate 41 is about 3×10^{17} atoms/cm³, the impurity concentration in the epitaxial layer 42 is about 7×10^{15} atoms/cm³, the impurity concentration in the P^+ region 43 is about 1×10^{20} atoms/cm³, the thickness T of the thin thickness distortion-causing portions 5-8 is about 5.3 μm , the depth of the P^+ region 43 is about 1.0 μm , and the junction depletion layer W_{dl} is about 1.5 μm .

Next, experiment results for confirming the above-mentioned increase in the leak current are shown in Fig. 16 and Fig. 17, and the reason thereof will be explained on the basis of an illustrative cross-sectional view of Fig. 18 and a figure of a simplified equivalent circuit shown in the same figure together. However, measurement was done using a sample of Fig. 18. In this device, the impurity concentration in the substrate 41 was about 3×10^{17} atoms/cm³, the impurity concentration in the epitaxial layer 42 was about 7×10^{15} atoms/cm³, and the impurity concentration in the P^+ region 43 was about 1×10^{20} atoms/cm³, wherein the thickness T of the thin thickness distortion-causing portion 5 was about 2.5 μm which was approximately the same as the thickness of the epitaxial layer 42, and the depth of the P^+ region 43 was about 1.0 μm . In addition, the n^+ region for fixing the electric potential was provided on the surface of the epitaxial layer 42.

A variable V_{cc} was applied between it and the P^+ region 43, and the leak current was investigated. According to Fig. 16 showing the result thereof, when V_{cc} which allows the forward end of the junction depletion layer to approach the back face is applied, namely from the point a at which V_{cc} exceeds 11 V, the leak current begins to conspicuously increase, and breakdown of the PN junction takes place at 30 V. In the meantime, the width (calculated value) at the side of the epitaxial layer 42 of the junction depletion layer between the epitaxial layer 42 and the P^+ region 43 at $V_{cc}=11$ V in the case of above-mentioned dimensions is about 1.5 μm .

Next, using three samples A, B and C, the relation between the leak current and the dispersion in the bridge output voltage was investigated. The result thereof is shown in Fig. 17. However, details of the samples A, B and C are as follows. Dimensions are the same as those as described above. However, the thickness of the thin thickness distortion-causing portion was 3.5 μm for A, 3.0 μm for B, and 2.5 μm for C.

According to Fig. 17, it is understood that when the leak current begins to rapidly increase, the dispersion in the output voltage of the bridge rapidly increases.

As described above, it has been found that when the junction depletion layer arrives at the back face of the thin thickness distortion-causing portion 5, the current flows in the order of the N^+ region for fixing the electric potential, the epitaxial layer 42, the substrate 41, the back face channel, the junction depletion layer, the P^+ region 43 and the like, the leak current increases, and the bridge output voltage disperses. In addition, the noise voltage also of course increases.

Therefore, as in the present example, the impurity concentration N_e in the thin thickness distortion-causing portion (epitaxial layer 42) is made not less than $2K\epsilon(V_{cc}+V_0)/(q(we-d)^2)$, thereby at the rated voltage V_{cc} of the sensor, the junction depletion layer between the piezoresistance region and the thin thickness distortion-causing portion cannot arrive at the PN junction at the back face side of the thin thickness distortion-causing portion, and consequently the leak current as described above in detail becomes extremely small. Thus, the improvement in the sensor sensitivity by the thin thickness formation in the distortion-causing portion can be realized in a state in which the change in the output voltage depending on the magnitude of the leak current and the decrease in the S/N ratio are suppressed while well maintaining the conformity with peripheral circuits such as for example a power source unit and the like.

(Modified embodiment 1)

In the above-mentioned example, the impurity concentration in the P-type substrate 41 is made constant, and the thickness of the epitaxial layer 42 is set taking the depletion layer width w_b into consideration, however, instead thereof, it is also preferable that a P⁺ layer (for example, not less than 10^{18} atoms/cm³) is provided on the surface of the P-type substrate 41.

By doing so, the extending amount of the junction depletion layer which extends from the junction plane between the epitaxial layer 42 and this P⁺ layer toward the side of the P⁺ layer becomes extremely small, and consequently the etching can be regarded to stop approximately at the above-mentioned junction plane, therefore the thickness of the substrate 41 can be regarded as a necessary depth for the etching, and the operation becomes easy. Further, it is possible to reduce the width of the junction depletion layer extending to the side of the substrate 41 either by making the application voltage small, or by making the impurity concentration in the P-type substrate 41 thick, and the same effect as the above can be provided.

(Modified embodiment 2)

Another modified embodiment will be explained on the basis of Fig. 19.

In this example, a thin n⁺ epitaxial layer (depletion layer stopper region) 70 is formed between the n-type epitaxial layer 42 and the p-type substrate 41.

By doing so, the junction depletion layer between the P⁺ region 43 and the epitaxial layer 42 is cut off by this n⁺ epitaxial layer 70, which cannot arrive at the back face junction portion 72 of the thin thickness distortion-causing portion 5, and consequently it is possible to suppress the increase in the leak current and the increase in the noise voltage.

This n⁺ epitaxial layer 70 can be formed when the impurity doping amount is increased at the initial stage of the epitaxial layer 42. In addition, it is also preferable that an n-type impurity having a diffusion speed faster than that of the impurity in the P⁺ substrate 41 is doped beforehand on the surface of the P⁺ substrate 41, so as to form by auto-doping in the epitaxial step for the epitaxial layer 42.

Incidentally, the impurity concentration in the n⁺ epitaxial layer (depletion layer stopper region) 70 is not less than 5×10^{16} atoms/cm³, preferably 1×10^{17} to 1×10^{20} atoms/cm³.

Second example

Next, an integrated semiconductor pressure sensor, in which the second example of the present invention is applied, will be explained in accordance with drawings.

In Fig. 20, a silicon chip 100 is joined onto a pedestal 110 having a hole opened composed of Pyrex glass, and the pedestal 110 is joined onto a stem 120. 130 is a metallic can which is welded to the peripheral portion of the stem 120 so as to make the interior to be an air-tight standard pressure chamber S.

Inner ends of terminal pins 140 fixed to hole portions of the stem 120 by seal glass are individually connected to each of bonding pads (not shown) on the silicon chip 100 by means of wires 150. A concave groove 100a is dug and provided at the back face of the silicon chip 100, and a pressure subjected to measurement is introduced into the concave groove 100a through holes 110a, 120a for introducing the pressure subjected to measurement which are provided by penetrating through the pedestal 110 and the stem 120, respectively.

The above-mentioned concave groove 100a is formed by anisotropic etching as described hereinafter, and a thin thickness portion of the silicon chip 100 adjoining the concave groove 100a is referred to as the thin thickness distortion-causing portion A hereinafter.

On this silicon chip 100 are formed a Wheatstone bridge circuit comprising two pairs of piezoresistance regions (two individuals are shown in Fig. 21) R, and a bipolar integrated circuit for constituting an amplification circuit for amplifying its output signal and a temperature compensation circuit.

The structure of the semiconductor pressure sensor of the present example will be explained hereinafter with reference to Fig. 21 and Fig. 22 showing cross-sections of the silicon chip 100. However, Fig. 21 is a cross-sectional view at a portion of the piezoresistance regions R, and Fig. 22 is one at a portion in which there is no piezoresistance region R. Incidentally, in Fig. 21, at the surface portion of the thin thickness distortion-causing portion A, actually a pair of the piezoresistance regions R are formed at the peripheral portion of the thin thickness distortion-causing portion A, and a pair of the piezoresistance regions R are formed being located at the central portion, however, in Fig. 21, only the piezoresistance regions R, R at the peripheral portion of the thin thickness distortion-causing portion A are illustrated.

The silicon chip 100 has a P-type semiconductor substrate 102 in which the crystal axis is inclined by several degrees with respect to the (110) plane or the (100) plane, and at the surface portion of the semiconductor substrate 102 are formed a plurality of N⁻ epitaxial layer regions 131, 132, 133 separated with each other by P⁺ separation regions 103. The epitaxial layer region 131 constitutes the surface layer region as referred to in the present invention, and the epitaxial layer regions 132, 133 constitute the active regions as referred to in the present invention.

The above-mentioned two pairs of piezoresistance regions R are formed at the surface portion of the epitaxial layer region 131, and bipolar transistors T1, T2 are individually formed at the epitaxial layer regions 132, 133. Each of these bipolar transistors constitutes a first stage transistor of a differential amplifier. Of course, on the surface of the silicon chip 100 are formed other epitaxial layer regions (not shown) isolated and separated with each other by the P⁺ separation regions 103, and resistors and other transistors are formed in these epitaxial layer regions. And the P⁺ separation regions 103 are connected to the P-type semiconductor substrate 102, to provide PN junction separation of each of the epitaxial layer regions 131, 132, 133... with each other.

Between the bottom face 131a of the epitaxial layer region 131 and the bottom face of the concave groove 100a is formed a coating region 104 having a predetermined thickness composed of the semiconductor substrate 102, and this coating region 104 and the epitaxial layer region 131 coated by this coating region 104 constitute the thin thickness distortion-causing portion A as referred to in the present invention.

Additionally, 105 is aluminum wires for connecting each one end of the piezoresistance regions R to each one end of the bipolar transistors T1, T2, being formed on a silicon oxide film 106. The aluminum wire 105 is contacted with the piezoresistance region R and each of other contact portions through openings of the silicon oxide film 106. 107 is a passivation film composed of a plasma nitride silicon film, and 107a is an opening for wire bonding.

As shown in Fig. 22, an N⁺ contact region 181 is formed on the surface of the N⁻ epitaxial layer region 131, and an aluminum wire 182 having one end connected to the N⁺ contact region 181 is provided and extended on the chip peripheral region. In addition, an opening 107b is provided in the passivation film 107 on the chip peripheral region, and the aluminum wire 182 exposed from this opening 107 is used as an electrode during the electrochemical etching. Incidentally, it is preferable that this opening 107b is coated and protected with an insulation film such as polyimide or the like after the electrochemical etching and before the wafer scribing, or it is also preferable that the region is exactly used for an electrode pad for fixing the electric potential which fixes the island electric potential of the epitaxial layer region 131 at the highest electric potential (V_{cc}) of the circuit.

In addition, the P⁺ separation region 103 is contacted by an aluminum wire 183, thereby the P⁺ separation region and the P-type semiconductor substrate 102 are fixed at the lowest electric potential (grounding) of the circuit.

The thin thickness distortion-causing portion A is distorted due to a differential pressure applied to the thin thickness distortion-causing portion A, and the piezoresistance region R makes displacement which is detected by the bridge circuit, which is the same as in the prior art.

Production steps for this sensor will be explained hereinafter with reference to Fig. 21.

At first, the P substrate 102 is prepared, an N⁺ embedding region 171 is diffused, the N-type epitaxial layer is subjected to epitaxial growth, and each of the piezoresistance regions R, the transistors T1, T2, resistors and the like are formed. Namely, using an ordinary production process for bipolar integrated circuits, the piezoresistance regions R, the P⁺ separation regions 103, the NPN transistors T1, T2, and each of the resistors are formed, and then formation of the silicon oxide film 106, formation of its contact opening, formation of the aluminum wire 105, formation of the P-SiN passivation films 107, 108, and formation of the opening 107a for wire bonding of the sensor chip and the opening 107b for the electrochemical etching are successively performed.

Next, the plasma nitride film (P-SiN) 108 on the surface of the planned region for the formation of the concave groove 100a is selectively opened.

And this wafer 40 is electrochemically etched, and the formation of the concave groove 100a is performed. Incidentally, this electrochemical etching is carried out in the same manner as the steps shown in Fig. 10 and Fig. 11 as described above, which is performed, for example, by applying a predetermined voltage V_c (10 V in this case) between a feeder electrode (the above-mentioned aluminum wire 182) which is necessary during the electrochemical etching and a counter platinum electrode in an etching tank. At the final period in the electrochemical etching, when the etching arrives at the vicinity of the junction portion between the substrate 102 and the epitaxial layer region 131, an anodic oxidation film (not shown) is formed, and the etching speed is markedly reduced, so that the etching stops at the vicinity of the junction portion.

And the plasma nitride film (P-SiN) 108 is removed by etching, subsequently the wafer 40 is subjected to dicing to make a chip. As shown in Fig. 20, this chip is joined onto the pedestal 110 by means of the electrostatic joining method, and wire bonding 150 is performed.

As described in detail in the above-mentioned first example, the thickness of the thin thickness distortion-causing portion A after the etching is equal to the sum of the thickness of the epitaxial layer region 131 and the depletion layer width w_b extended to the side of the P substrate 102 depending on the voltage V_c applied during the etching. Therefore, without changing the semiconductor production process, namely without changing the thickness of the epitaxial layer which constitutes each semiconductor device, it is possible to obtain the thin thickness distortion-causing portion A having a precisely desired thickness simply by controlling the application voltage V_c during the electrochemical etching.

Moreover, it is easy to obtain the coating region 104 having the thickness sufficient to protect the back face 131a of the epitaxial layer region 131 from contamination and minute wounds which may be a factor to decrease the sensor S/N ratio during the use of the sensor.

Further, in the present example, the impurity concentration in the substrate 102 is 1×10^{15} atoms/cm³, the impurity concentration in the epitaxial layer region 131 is 2×10^{15} atoms/cm³, and the maximum rated voltage (maximum value of the voltage permitted to use) V_{cc} applied between the epitaxial layer region 131 and the substrate 102 is set to be smaller than the etching voltage V_c . Therefore, the PN junction depletion layer width extending to the side of the semiconductor substrate 102 is made by the etching voltage V_c larger than the PN junction depletion layer width extending to the side of the above-mentioned semiconductor substrate 102 during the application of the maximum rated voltage V_{cc} of the semiconductor sensor. By doing so, even in the case of application of the maximum rated voltage V_{cc} of the semiconductor sensor, the forward end of the above-mentioned depletion layer does not arrive at the surface of the contaminated coating region 104. Therefore, there is no case in which the dark current (leak current) of the depletion layer flows into the epitaxial layer region 131 to become the noise current, and it is possible to achieve a high S/N ratio as a sensor.

(Modified embodiment)

In the case of the sensor of the present second example as explained above, the N^+ contact region 181 is formed on the surface of the epitaxial layer region 131, and this N^+ contact region 181 is communicated with the aluminum wire 182 to feed the electricity, however, it is also available that the electricity is fed to the epitaxial layer region 131 through an aluminum wire (or a polysilicon wire) connected to the piezoresistance region R. In addition, an N^+ embedding region may be formed at the bottom face 131a of the epitaxial layer region 131.

In addition, when plural types of semiconductor distortion sensors which are different in the thickness of the thin thickness distortion-causing portion A are produced by changing the etching voltage V_c with respect to each of wafers formed in the same semiconductor production steps, the plural types of sensors having different characteristics can be produced only by means of the voltage value control during the electrochemical etching without changing semiconductor production steps one by one, so that there is provided such an excellent effect that the plural types of sensors can be produced by means of simple production steps.

As described above, the explanation has been made for the monocrystal silicon substrate in the above-mentioned first and second examples, however, it is a matter of course that the application can be made to other semiconductor materials. In addition, it is a matter of course that the application can be made to capacity type acceleration sensors as the semiconductor distortion sensor.

Further, it is also possible to carry out such that each of the design concepts of the first example and the second example is combined.

Claims

50

1. A production method for semiconductor dynamic sensors comprising following steps:

a step in which a semiconductor member in which a first conductive type semiconductor portion and a second conductive type semiconductor portion form a PN junction is immersed in an etching solution, and said second conductive type semiconductor portion is subjected to electrochemical etching so as to form a thin thickness shaped distortion-causing portion, and

a step in which the thickness of said distortion-causing portion is set to be a thickness in which in addition to a thickness of said first conductive type semiconductor portion, a width of a depletion layer, which extends from said PN junction to the side of said second conductive type semiconductor portion

during said electrochemical etching, is estimated.

2. The production method for semiconductor dynamic sensors according to claim 1 further comprising a step in which said depletion layer width is controlled by the magnitude of the voltage to be applied to said first conductive type semiconductor portion during said electrochemical etching.

3. The production method for semiconductor dynamic sensors according to claim 2 wherein said step of controlling the depletion layer width is a step in which a voltage larger than a maximum rated voltage in the actual use of the semiconductor dynamic sensor is used as said application voltage during said electrochemical etching.

4. A production method for semiconductor dynamic sensors comprising following steps:
 a step of preparing a wafer in which a monocrystal semiconductor layer of the first conductive type of a predetermined thickness is formed on a monocrystal semiconductor substrate of the second conductive type;
 a step of forming a semiconductor distortion detecting means in the monocrystal semiconductor layer;
 a step of forming a thin thickness portion having a thickness T by immersing the wafer in an etching solution to oppose said monocrystal semiconductor substrate of the second conductive type to an electrode, and applying a voltage between said monocrystal semiconductor layer of the first conductive type and said electrode to perform electrochemical etching of said monocrystal semiconductor substrate of the second conductive type; and
 a first setting step of setting said predetermined thickness W of said monocrystal semiconductor layer of the first conductive type using

$$W = T - (2K\epsilon(V_c + V_0) / (qNb(1 + Nb/Ne)))^{1/2}$$

provided that the dielectric constant of the monocrystal semiconductor is K, the vacuum dielectric constant is ϵ , the application voltage during the electrochemical etching is V_c , the barrier voltage at 0 bias is V_0 , the electric charge amount of electron is q, the impurity concentration of said semiconductor substrate is Nb, and the impurity concentration in said semiconductor layer is Ne.

5. The production method for semiconductor dynamic sensors according to claim 4 wherein said step of forming the semiconductor distortion detecting means is a step in which a second conductive type diffusion layer is formed in said monocrystal semiconductor layer.

6. The production method for semiconductor dynamic sensors according to claim 5 wherein said step of setting the thickness of the monocrystal semiconductor layer includes a second setting step in which the depletion layer which extends from the PN junction between said diffusion layer and said monocrystal semiconductor layer to the side of said monocrystal semiconductor layer is suppressed to arrive at said semiconductor substrate during the actual use of the semiconductor dynamic sensor.

7. The production method for semiconductor dynamic sensors according to claim 6 wherein said second setting step is a step in which the impurity concentration in said monocrystal semiconductor layer is controlled.

8. The production method for semiconductor dynamic sensors according to claim 7 wherein the impurity concentration Ne in said monocrystal semiconductor layer is set to be a concentration which is higher than

$$2K\epsilon(V_{cc} + V_0) / (q(w - d)^2)$$

provided that V_{cc} is the maximum rated voltage which is applied between said diffusion layer and said monocrystal semiconductor layer during the actual use of the semiconductor dynamic sensor, and d is the diffusion depth of said diffusion layer.

9. The production method for semiconductor dynamic sensors according to claim 4 wherein the voltage V_c applied during said electrochemical etching is made larger than the maximum rated voltage V_{cc}

during the actual use of the semiconductor dynamic sensor.

10. An etching method for semiconductor devices in which a semiconductor member in which a first conductive type monocrystal semiconductor portion and a second conductive type monocrystal semiconductor portion form a PN junction is immersed in an etching solution to allow said second conductive type monocrystal semiconductor portion to oppose an electrode, a voltage is applied between said first conductive type monocrystal semiconductor portion and said electrode to perform electrochemical etching of said second conductive type semiconductor portion, and said etching is stopped at said PN junction portion, wherein the etching method for semiconductor devices is characterized in that
 - a depletion layer width of said PN junction portion which extends to the side of said second conductive type monocrystal semiconductor portion is controlled to be a size in which a necessary depth for said etching is subtracted from a thickness of said second conductive type monocrystal semiconductor portion.
11. A production method for semiconductor distortion sensors characterized in that
 - a first conductive type epitaxial layer is formed to have a predetermined thickness on the surface at the first main face side of a second conductive type semiconductor substrate,
 - a second conductive type piezoresistance region is formed at a predetermined region in said epitaxial layer,
 - an etching planned region at the second main face of said semiconductor substrate is exposed,
 - said semiconductor substrate is immersed in an etching solution, and said epitaxial layer is protected from said etching solution,
 - a predetermined etching voltage is applied between an electrode opposing the second main face of said semiconductor substrate and said epitaxial layer so as to perform etching of said etching planned region, thereby a thin thickness distortion-causing portion, which comprises a coating region comprising a predetermined thickness of said semiconductor substrate and the epitaxial layer having its bottom face coated with said coating region, is formed, and
 - said etching voltage is used to make a PN junction depletion layer width extending to the side of said semiconductor substrate to be equal to the thickness of said coating region.
12. The production method for semiconductor distortion sensors according to claim 11 wherein said etching voltage is used to make the PN junction depletion layer width extending to the side of said semiconductor substrate to be larger than a PN junction depletion layer width extending to the side of said semiconductor substrate in the case of application of the maximum rated voltage.
13. The production method for semiconductor distortion sensors according to claim 11 wherein said etching voltage is changed with respect to each of wafers formed in the same semiconductor production steps, thereby plural types of semiconductor distortion sensors which are different in the thickness of said thin thickness distortion-causing portion are produced.
14. A thin type semiconductor dynamic sensor which is provided with a thin thickness distortion-causing portion composed of a first conductive type monocrystal semiconductor in which at least one end is supported by a semiconductor substrate and its thickness is not more than 15 μm , and a piezoresistance region portion which is formed at the surface portion of said thin thickness distortion-causing portion and is composed of a second conductive type semiconductor having an impurity concentration of a concentration which is higher by not less than one digit than that of said thin thickness distortion-causing portion, in which a predetermined rated voltage is applied between one input end of said piezoresistance region portion and said thin thickness distortion-causing portion and the other input end of said piezoresistance region portion so as to detect a change in the resistance value of said piezoresistance region portion, wherein the semiconductor dynamic sensor is characterized in that
 - said thin thickness distortion-causing portion has the impurity concentration of a concentration which is higher than $2K\epsilon(V_{cc} + V_0)/q(W-d)^2$ provided that K is the dielectric constant of said thin thickness distortion-causing portion and said piezoresistance region portion, ϵ is the vacuum dielectric constant, V_{cc} is said rated voltage, V_0 is the barrier voltage between said thin thickness distortion-causing portion and said piezoresistance region at 0 bias, q is the electric charge amount of electron, W is the thickness of the thin thickness distortion-causing portion, and d is the depth of said piezoresistance region.

15. A semiconductor dynamic sensor which is provided with a thin thickness distortion-causing portion composed of a first conductive type monocrystal semiconductor in which at least one end is supported by a semiconductor substrate, and a piezoresistance region portion which is formed at the surface portion of said thin thickness distortion-causing portion and is composed of a second conductive type semiconductor, in which a predetermined rated voltage is applied between one input end of said piezoresistance region portion and said thin thickness distortion-causing portion and the other input end of said piezoresistance region portion so as to detect a change in the resistance value of said piezoresistance region portion, wherein the semiconductor dynamic sensor is characterized in that a first conductive type depletion layer stopper region of a high concentration is arranged at the back face portion of said thin thickness distortion-causing portion.
16. A semiconductor distortion sensor which is provided with a second conductive type semiconductor substrate, a first conductive type surface layer region which is formed at the surface portion of the first main face side of said semiconductor substrate to have a predetermined thickness and has a second conductive type piezoresistance region at the surface portion, and a thin thickness distortion-causing portion which is formed by electrochemical etching from the second main face side of said semiconductor substrate and contains said surface layer region, wherein the semiconductor distortion sensor is characterized in that said thin thickness distortion-causing portion is composed of said surface layer region of a predetermined thickness, and has a coating region which coats the bottom face of said surface layer region and is exposed to said second main face side.
17. The semiconductor distortion sensor according to claim 16 wherein the thickness of the coating region is larger than a width of a junction depletion layer which is formed between said surface layer region and said semiconductor substrate during the application of the maximum rated voltage, and extends to the side of said semiconductor substrate.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21





FIG. 22





Europäisches Patentamt
European Patent Office
Office européen des brevets



Publication number:

0 588 371 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 93115120.3

(51) Int. Cl.⁶: H01L 21/306, G01P 15/09

(22) Date of filing: 20.09.93

(30) Priority: 18.09.92 JP 249352/92
21.09.92 JP 251455/92
10.03.93 JP 48853/93

(43) Date of publication of application:
23.03.94 Bulletin 94/12

(84) Designated Contracting States:
DE FR GB

(68) Date of deferred publication of the search report:
10.05.95 Bulletin 95/19

(71) Applicant: NIPPONDENSO CO., LTD.
1-1, Showa-cho
Kariya-city
Aichi-pref., 448 (JP)

(72) Inventor: Fukada, Tsuyoshi
1-1870, Shlratsuchi,
Haruki,
Tougou-cho

Aichi-gun,
Aichi-pref. (JP)
Inventor: Yoshino, Yoshimi
62, Kachibemae
Inuyama-city,
Aichi-pref. (JP)
Inventor: Sugito, Hiroshige
2-262-602, Namiki,
Nakamura-ku
Nagoya-city,
Aichi-pref. (JP)
Inventor: Sakai, Minekazu
104, Arata,
Hishiike,
Kouta-cho
Nukata-gun,
Aichi-pref. (JP)


(74) Representative: KUHNEN, WACKER &
PARTNER
Alois-Steinecker-Strasse 22
D-85354 Freising (DE)

(54) Semiconductor dynamic sensor having a thin thickness structure and its production method.

(57) It is intended to provide an etching method for semiconductor devices in which the etching depth or the thickness of a thin thickness portion (5-8) can be precisely controlled. According to experiment results, when a P-type substrate in which an N-type epitaxial layer is formed is immersed in an etching solution such as KOH or the like, and a voltage for reverse bias of PN junction is applied between an electrode plate opposing the substrate and the epitaxial layer to perform electrochemical etching, it has been found that the distance from the PN junction plane to the etching stop position is approximately equal to a depletion layer width at the substrate side of the PN junction portion. Namely, the etching stops at the forward end of the depletion layer. Therefore, the junction depletion layer width at the substrate side is controlled to be a size obtained by subtracting a necessary depth for etching from a thickness of the semiconductor substrate except for the semi-

conductor layer, so that the etching depth or the thickness of the thin thickness portion remaining after etching can be precisely controlled.

FIG. 1



EP 0 588 371 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 93 11 5120

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cls)
X	IEEE TRANSACTIONS ON ELECTRON DEVICES, vol.36, no.4, April 1989, NEW YORK US pages 663 - 669 B. KLOECK ET AL * page 663 - page 667; figures *	1-4,9, 10,15	H01L21/306 G01P15/09
A	---	5-8, 11-13, 16,17	
X	US-A-4 995 953 (R. J. YEE) * column 2, line 65 - column 4, line 42; figures *	1-3,10	
P,A	---	5-8,14	
A	US-A-5 167 778 (H. KANEKO ET AL) * abstract; figures 1-2B * & JP-A-4 096 227 (NISSAN MOTOR CO LTD) 27 March 1992		
A	---	5-8	
	JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol.133, no.8, August 1986, MANCHESTER, NEW HAMPSHIRE US pages 1724 - 1729 P. M. SARRO ET AL * the whole document *		TECHNICAL FIELDS SEARCHED (Int.Cls) G01P H01L
A	---		
	IEEE TRANSACTIONS ON ELECTRON DEVICES, vol.ED-30, no.7, July 1983, NEW YORK US pages 802 - 810 S.-C. KIM ET AL		
D,A	---		
	PATENT ABSTRACTS OF JAPAN vol. 011, no. 249 (E-532) 13 August 1987 & JP-A-62 061 374 (NEC CORP.) 18 March 1987 * abstract *		

The present search report has been drawn up for all claims			
Place of search BERLIN		Date of completion of the search 23 February 1995	Examiner Roussel, A
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document	